Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-06-03
2000-08-08
Booth, Richard
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438637, 438638, H01L 214763
Patent
active
061001775
ABSTRACT:
In a semiconductor device comprising a first level insulator film formed on a silicon substrate, a first level wiring conductor formed on the first level insulator film, and a second level insulator film formed to cover the first level wiring conductor and the first level insulator film, openings are formed in the second level insulator film, and second level wiring conductors are formed to fill up the openings. The openings including a through-hole type opening and at least two groove type openings having different depths, and the through-hole type opening extends through one of the at least two groove type openings to reach the first level wiring conductor. The grooved wiring conductors having different film thicknesses are provided in the same wiring conductor level.
REFERENCES:
patent: 4767724 (1988-08-01), Kim et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 4944836 (1990-07-01), Beyer et al.
patent: 5173442 (1992-12-01), Carey
patent: 5266446 (1993-11-01), Chang et al.
patent: 5328553 (1994-07-01), Poon
patent: 5696406 (1997-12-01), Ueno
patent: 5702982 (1997-12-01), Lee et al.
patent: 5717251 (1998-02-01), Hayashi et al.
patent: 5741741 (1998-04-01), Tseng
Booth Richard
NEC Corporation
Zarneke David A.
LandOfFree
Grooved wiring structure in semiconductor device and method for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Grooved wiring structure in semiconductor device and method for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Grooved wiring structure in semiconductor device and method for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1149834