Computer graphics processing and selective visual display system – Computer graphics display memory system – Cache
Reexamination Certificate
2011-04-19
2011-04-19
Wu, Xiao M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Cache
C345S559000, C345S606000, C345S426000
Reexamination Certificate
active
07928990
ABSTRACT:
Techniques are described for processing computerized images with a graphics processing unit (GPU) using a unified vertex cache and shader register file. The techniques include creating a shared shader coupled to the GPU pipeline and a unified vertex cache and shader register file coupled to the shared shader to substantially eliminate data movement within the GPU pipeline. The GPU pipeline sends image geometry information based on an image geometry for an image to the shared shader. The shared shader performs vertex shading to generate vertex coordinates and attributes of vertices in the image. The shared shader then stores the vertex attributes in the unified vertex cache and shader register file, and sends only the vertex coordinates of the vertices back to the GPU pipeline. The GPU pipeline processes the image based on the vertex coordinates, and the shared shader processes the image based on the vertex attributes.
REFERENCES:
patent: 5831640 (1998-11-01), Wang et al.
patent: 6570573 (2003-05-01), Kazachinsky et al.
patent: 6633299 (2003-10-01), Sreenivas et al.
patent: 6717577 (2004-04-01), Cheng et al.
patent: 6897871 (2005-05-01), Morein et al.
patent: 6972769 (2005-12-01), Nebeker et al.
patent: 2007/0040844 (2007-02-01), Junkins
patent: 2008/0001956 (2008-01-01), Markovic et al.
A Single (Unified) Shader GPU Microarchitecture for Embedded Systems. Victor Moya, Carlos González, Jordi Roca, Agustin Fernández and Roger Espasa. 2005 International Conference on High Performance Embedded Architectures & Compilers (HiPEAC 2005), Nov. 2005.
Chou et al., “Efficient transmission of triangle meshes to graphic processors”, Signal Porocessing Systems, 2000. SIPS 2000. 2000 IEEE Workshop on Oct. 11-13, 2000, Piscataway, NJ, USA, IEEE, Oct. 11, 2000, pp. 275-284 XP010525237.
International Search Report—PCT/US07/079784—International Search Authority—European Patent Office, Feb. 5, 2008.
Du Yun
Jiao Guofang
Yu Chun
Qualcomm Incorporated
Sonners Scott E
Wu Xiao M
LandOfFree
Graphics processing unit with unified vertex cache and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graphics processing unit with unified vertex cache and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphics processing unit with unified vertex cache and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2732586