Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-16
2010-10-12
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07814443
ABSTRACT:
A system and method for processing glyph-based data associated with generating very large scale integrated circuit (VLSI) designs. A system is provide that includes a system for defining variable patterns using a pattern description language to create a glyph layout; and a graph-based pattern matching system that can identify potential matches amongst variable patterns in the glyph layout.
REFERENCES:
patent: 7536664 (2009-05-01), Cohn et al.
patent: 2006/0036977 (2006-02-01), Cohn et al.
patent: 2009/0204930 (2009-08-01), Cohn et al.
Finkler Ulrich A.
Lavin Mark A.
Sayah Robert T.
Hoffman Warnick LLC
International Business Machines - Corporation
Kik Phallaka
Verminski Brian
LandOfFree
Graph-based pattern matching in L3GO designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graph-based pattern matching in L3GO designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graph-based pattern matching in L3GO designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4163395