Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-01-10
1998-08-11
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257900, H01L 2976
Patent
active
057930899
ABSTRACT:
A transistor and transistor fabrication method are presented where a sequence of layers are formed and either entirely or partially removed upon sidewall surfaces of a gate conductor. The formation and removal of layers produces a lateral surface to which various implants can be aligned. Those implants, placed in succession produce a highly graded junction having a relatively smooth doping profile. Preferably, the multi-layer spacer structure comprises a polysilicon spacer interposed between a grown oxide and an etch stop. The oxide is grown upon the polysilicon to align a source/drain implant. Either before the source/drain implant or after the source/drain implant, the oxide and polysilicon partially consumed by the oxide is removed to provide a lateral surface to which an MDD implant aligns. A combination of etch stop, polysilicon spacer and grown possibly sacrificial oxide allows a greater ease by which multiple implants can be forwarded into junctions of either an NMOS or PMOS transistor.
REFERENCES:
patent: 4672419 (1987-06-01), McDavid
patent: 4868617 (1989-09-01), Chiao et al.
patent: 4949136 (1990-08-01), Jain
patent: 4994404 (1991-02-01), Sheng et al.
patent: 5091763 (1992-02-01), Sanchez
patent: 5274261 (1993-12-01), Chen
patent: 5386133 (1995-01-01), Hiroki et al.
patent: 5473184 (1995-12-01), Murai
patent: 5663586 (1997-09-01), Lin
Fulford Jr. H. Jim
Gardner Mark I.
Hause Fred N.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Prenty Mark V.
LandOfFree
Graded MOS transistor junction formed by aligning a sequence of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graded MOS transistor junction formed by aligning a sequence of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graded MOS transistor junction formed by aligning a sequence of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-391811