Graded composition diffusion barriers for chip wiring...

Stock material or miscellaneous articles – Composite – Of inorganic material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C428S428000, C428S450000, C428S472000, C428S452000, C257S485000, C257S486000, C257S751000, C257S915000

Reexamination Certificate

active

06337151

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to semiconductor devices. In particular, the present invention relates to a process for plating a conductive material to a conductive feature in or on a substrate. More particularly, the present invention concerns electroplating metal to fill submicron structures formed in a substrate. The present invention also relates to the metal filled submicron structures.
BACKGROUND OF THE INVENTION
In the production of microelectronic devices, metal may be plated in and on semiconductor structures for a variety of purposes. The metal may be deposited to form vias and/or conductive lines, such as wiring structures. Typically, metal is plated in cells or reservoirs that hold a plating solution that includes at least one metal and/or alloy to be plated on the substrate.
SUMMARY OF THE INVENTION
The invention provides a barrier film for a semiconductor device structure. The barrier film includes a compound including nitrogen and at least one of titanium or tantalum. The barrier film also includes nitrogen in a concentration that varies within the barrier film and oxygen in a concentration that varies within the barrier film.
The present invention also provides a semiconductor device structure including a region of electrically insulating material, a region of electrically conducting material, and a barrier film between the region of electrically insulating material in the region of electrically conducting material. The barrier film includes a compound including nitrogen and at least one of titanium or tantalum, nitrogen in the concentration that varies within the barrier film, and oxygen in the concentration that varies within the barrier film.
The present invention also provides a method for forming a semiconductor device structure. The method includes depositing a barrier film on a region of electrically insulating material. The barrier film includes a compound including nitrogen at least one of titanium or tantalum, nitrogen in a concentration that varies within the barrier film, and oxygen in a concentration that varies within the barrier film. An electrically conducting material is deposited on at least a portion of the barrier film.
Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature and not as restrictive.


REFERENCES:
patent: 3877063 (1975-04-01), Abraham et al.
patent: 4447825 (1984-05-01), Oana et al.
patent: 4702967 (1987-10-01), Black et al.
patent: 4784973 (1988-11-01), Stevens et al.
patent: 4976839 (1990-12-01), Inoue
patent: 5286676 (1994-02-01), Kruger et al.
patent: 5329153 (1994-07-01), Dixit
patent: 5330853 (1994-07-01), Hofmann et al.
patent: 5491365 (1996-02-01), Chin et al.
patent: 5561326 (1996-10-01), Ito et al.
patent: 5670823 (1997-09-01), Kruger et al.
patent: 5699291 (1997-12-01), Tsunemine
patent: 5747361 (1998-05-01), Ouellet
patent: 5747879 (1998-05-01), Rastogi et al.
patent: 6028033 (2000-02-01), Frisa et al.
patent: 6091148 (2000-07-01), Givens et al.
patent: 6174799 (2001-01-01), Lopatin et al.
patent: 0551117 (1993-07-01), None
Ting, C.Y. “TiN formed by evaporation as a diffusion barriere later between Al and Si”, J. Vac. Sci. 21(1), May?Jun. 1982, pp. 14-18.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Graded composition diffusion barriers for chip wiring... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graded composition diffusion barriers for chip wiring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graded composition diffusion barriers for chip wiring... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2875022

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.