Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-11-27
2010-02-09
Ghyka, Alexander G (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S118000, C438S406000, C438S459000, C257SE21514, C257SE21596
Reexamination Certificate
active
07659191
ABSTRACT:
A direct gold/silicon eutectic die bonding method is disclosed. The method includes the steps of gold plating a die bonding pad, grinding a wafer to a desired thickness, dicing the wafer after the grinding step, picking a die, and attaching the die to the die bonding pad at a temperature above the gold/silicon eutectic temperature. For thinner wafers, a dicing before grinding process is employed.
REFERENCES:
patent: 3785892 (1974-01-01), Terry et al.
patent: 5851845 (1998-12-01), Wood et al.
patent: 5888883 (1999-03-01), Sasaki et al.
patent: 6376910 (2002-04-01), Munoz et al.
patent: 6939778 (2005-09-01), Harpster et al.
patent: 7598588 (2009-10-01), Davies
Liu Kai
Sun Ming
Alpha and Omega Semiconductor Incorporated
Cai Jingming
Ghyka Alexander G
Nikmanesh Seahvosh J
Schein & Cai LLP
LandOfFree
Gold/silicon eutectic die bonding method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gold/silicon eutectic die bonding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gold/silicon eutectic die bonding method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4154838