Global bit select circuit interface with dual read and write...

Details Global bit select circuit interface with dual read and write... Global bit select circuit interface with dual read and write...

2007-11-01

2008-12-09

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

For complementary information

C365S154000, C365S205000

Reexamination Certificate

active

07463537

ABSTRACT:
A domino SRAM global bit select circuit provides an interface between dual global read and write bit line pairs to a “local bit select” circuit.

REFERENCES:
patent: 5615160 (1997-03-01), Phillips et al.
patent: 5623450 (1997-04-01), Phillips et al.
patent: 5706237 (1998-01-01), Ciraula et al.
patent: 5729501 (1998-03-01), Phillips et al.
patent: 6515894 (2003-02-01), Osada et al.
patent: 6704238 (2004-03-01), Izutsu et al.
patent: 7102946 (2006-09-01), Pelella
patent: 7113433 (2006-09-01), Chan et al.

Affiliated with

Also associated with

Rating

Global bit select circuit interface with dual read and write... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Global bit select circuit interface with dual read and write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global bit select circuit interface with dual read and write... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4051463