Global bit line restore timing scheme and circuit

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S203000

Reexamination Certificate

active

11054479

ABSTRACT:
A domino SRAM array restore pulse generation system launches the word decode line by the same local clock as the restore pulse, thus eliminating any race issues with the word line select. This system allows the global bit select (or column select) to have fast activation by releasing the reset signal (with the earliest arriving array clock, ckl), while guaranteeing almost perfect tracking with the bit decode system. This allows for the widest possible write window; earliest release of the pre-charge in the global column select, and resetting only after the bit decode system is deactivated.

REFERENCES:
patent: 5777935 (1998-07-01), Pantelakis et al.
patent: 6512712 (2003-01-01), Desai et al.
patent: 6930902 (2005-08-01), Mayer et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Global bit line restore timing scheme and circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Global bit line restore timing scheme and circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global bit line restore timing scheme and circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3802003

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.