Global bit line restore timing scheme and circuit

Details Global bit line restore timing scheme and circuit Global bit line restore timing scheme and circuit

2007-09-18

2007-09-18

Phung, Anh (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S203000

Reexamination Certificate

active

11554072

ABSTRACT:
A domino SRAM array restore pulse generation system launches the work decode line by the same local clock as the restore pulse, thus eliminating any race issues with the word line select. This system allows the global bit select (or column select) to have fast activation by releasing the reset signal (with the earliest arriving array clock, ck1), while guaranteeing almost perfect tracking with the bit decode system. This allows for the widest possible write window; earliest release of the pre-charge in the global column select, and resetting only after the bit decode system is deactivated.

REFERENCES:
patent: 5777935 (1998-07-01), Pantelakis et al.
patent: 6512712 (2003-01-01), Desai et al.
patent: 6930902 (2005-08-01), Mayer et al.
patent: 7075855 (2006-07-01), Bunce et al.

Affiliated with

Also associated with

Rating

Global bit line restore timing scheme and circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Global bit line restore timing scheme and circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global bit line restore timing scheme and circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3734757