Glitchless clock signal control circuit for a duplicated system

Details Glitchless clock signal control circuit for a duplicated system Glitchless clock signal control circuit for a duplicated system

1985-05-03

1987-01-06

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

375108, H04Q 1104, H04L 700

Patent

active

046352490

ABSTRACT:
A control circuit for receiving clock signals from duplicated sources, such as a pair of Time Slot Interchanges (TSI) and for normally extending the clock signal of the on-line source to clock signal utilization devices, such as digital port boards. The control circuit contains circuitry which ensures that no spurious pulses are applied to the port boards when the TSIs interchange their on-line/off-line status.

REFERENCES:
patent: 4144448 (1979-03-01), Piscotta et al.
patent: 4386323 (1983-05-01), Jansen
patent: 4412342 (1983-10-01), Khan et al.
patent: 4563767 (1986-01-01), Brandt
patent: 4580259 (1986-04-01), Harada et al.

Affiliated with

Also associated with

Rating

Glitchless clock signal control circuit for a duplicated system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Glitchless clock signal control circuit for a duplicated system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitchless clock signal control circuit for a duplicated system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-689241