Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2005-01-11
2005-01-11
Le, Don (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S059000, C326S022000
Reexamination Certificate
active
06842044
ABSTRACT:
A structure and method for eliminating glitches at the output of a receiver receiving signals sent to one end of a bi-directional, simultaneous transmission line. The receiver comprises two comparators, a logic circuit, a glitch detector, and a programmable delay unit. The two comparators convert a three-state digital signal on the transmission line into two two-state digital signals so that the logic circuit can understand. When a glitch occurs at the output of the logic circuit, also the output of the receiver, caused by the transitions on the output of one of the comparators and a first signal being sent to the other end of the transmission line reaching the logic circuit not at the same time, the glitch detector causes the programmable delay unit to adjust delay to the propagation path of the first signal to the logic circuit so as to eliminate the cause of the glitch.
REFERENCES:
patent: 4105980 (1978-08-01), Cowardin et al.
patent: 5289060 (1994-02-01), Elnashar et al.
patent: 5467041 (1995-11-01), Baba et al.
patent: 5604450 (1997-02-01), Borkar et al.
patent: 6025744 (2000-02-01), Bertolet et al.
patent: 6118829 (2000-09-01), North
patent: 6144786 (2000-11-01), Chethik
patent: 6405093 (2002-06-01), Malcolm et al.
patent: 6405228 (2002-06-01), Williams et al.
patent: 6535057 (2003-03-01), Chakravarthy
patent: 20010048341 (2001-12-01), Chakravarthy
patent: 63-254827 (1988-10-01), None
patent: 04-213922 (1992-08-01), None
patent: 04-259114 (1992-09-01), None
Mooney et al., A 900 Mb/s Bidirectional Signaling Scheme; IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995, pp. 1538-1543.
Feng Kai D.
Wu Hongfei
Le Don
Schmeiser Olsen & Watts
Steinberg William H.
LandOfFree
Glitch-free receivers for bi-directional, simultaneous data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Glitch-free receivers for bi-directional, simultaneous data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch-free receivers for bi-directional, simultaneous data bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3423877