Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-09-12
2006-09-12
Pham, Chi (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S392000, C370S398000
Reexamination Certificate
active
07106736
ABSTRACT:
A method of handling data packets in a series of network switches is disclosed. An incoming data packet is received at a data port of a first lower capacity switch of the series of network switches and a stack tag is resolved from a header of the incoming data packet. The incoming data packet is forwarded to a first higher capacity switch, on a first stacked connection operating at a first data rate, based on the stack tag. A destination address of said incoming data packet is resolved by the first higher capacity switch and the header of the incoming packet is modified. The incoming data packet is forwarded to a second higher capacity switch, on a second stacked connection operating at a second data rate, based on the resolved destination address, where the header of the incoming data packet is modified and the incoming data packet is forwarded to a second lower capacity switch on a third stacked connection operating at the first data rate. Lastly, an egress port of the second lower capacity switch is determined based on the stack tag and the incoming data packet is forwarded to the egress port. A network switch configured perform the above method of handling data packets is also disclosed.
REFERENCES:
patent: 5278789 (1994-01-01), Inoue et al.
patent: 5390173 (1995-02-01), Spinney et al.
patent: 5414704 (1995-05-01), Spinney
patent: 5423015 (1995-06-01), Chung
patent: 5459717 (1995-10-01), Mullan et al.
patent: 5473607 (1995-12-01), Hausman et al.
patent: 5499295 (1996-03-01), Cooper
patent: 5524254 (1996-06-01), Morgan et al.
patent: 5555398 (1996-09-01), Raman
patent: 5568477 (1996-10-01), Galand et al.
patent: 5579301 (1996-11-01), Ganson et al.
patent: 5644784 (1997-07-01), Peek
patent: 5652579 (1997-07-01), Yamada et al.
patent: 5696899 (1997-12-01), Kalwitz
patent: 5742613 (1998-04-01), MacDonald
patent: 5748631 (1998-05-01), Bergantino et al.
patent: 5781549 (1998-07-01), Dai
patent: 5787084 (1998-07-01), Hoang et al.
patent: 5790539 (1998-08-01), Chao et al.
patent: 5802052 (1998-09-01), Venkataraman
patent: 5802287 (1998-09-01), Rostoker et al.
patent: 5825772 (1998-10-01), Dobbins et al.
patent: 5828653 (1998-10-01), Goss
patent: 5831980 (1998-11-01), Varma et al.
patent: 5842038 (1998-11-01), Williams et al.
patent: 5845081 (1998-12-01), Rangarajan et al.
patent: 5887187 (1999-03-01), Rostoker et al.
patent: 5892922 (1999-04-01), Lorenz
patent: 5898687 (1999-04-01), Harriman et al.
patent: 5909686 (1999-06-01), Muller et al.
patent: 5918074 (1999-06-01), Wright et al.
patent: 5938736 (1999-08-01), Muller et al.
patent: 5940596 (1999-08-01), Rajan et al.
patent: 5959989 (1999-09-01), Gleeson et al.
patent: 5987507 (1999-11-01), Creedon et al.
patent: 6011795 (2000-01-01), Varghese et al.
patent: 6041053 (2000-03-01), Douceur et al.
patent: 6061351 (2000-05-01), Erimli et al.
patent: 6094435 (2000-07-01), Hoffman et al.
patent: 6104696 (2000-08-01), Kadambi et al.
patent: 6119196 (2000-09-01), Muller et al.
patent: 6175902 (2001-01-01), Runaldue et al.
patent: 6185185 (2001-02-01), Bass et al.
patent: 6226292 (2001-05-01), DiPlacido
patent: 6233246 (2001-05-01), Hareski et al.
patent: 6295299 (2001-09-01), Haddock et al.
patent: 6310882 (2001-10-01), Lorenz et al.
patent: 6396841 (2002-05-01), Co et al.
patent: 6442162 (2002-08-01), O'Neill et al.
patent: 6765914 (2004-07-01), Jain et al.
patent: 6798788 (2004-09-01), Viswanath et al.
patent: 6813268 (2004-11-01), Kalkunte et al.
patent: 6850521 (2005-02-01), Kadambi et al.
patent: 2002/0009081 (2002-01-01), Sampath et al.
patent: 0312917 (1989-04-01), None
patent: 0465090 (1992-01-01), None
patent: 0752796 (1997-01-01), None
patent: 0849917 (1998-06-01), None
patent: 0853441 (1998-07-01), None
patent: 0854606 (1998-07-01), None
patent: 0859492 (1998-08-01), None
patent: 0862349 (1998-09-01), None
patent: 0907300 (1999-04-01), None
patent: 2 725 573 (1996-04-01), None
patent: 4-189023 (1992-07-01), None
patent: WO 98/09473 (1998-03-01), None
patent: WO 99/00938 (1999-01-01), None
patent: WO 99/00939 (1999-01-01), None
patent: WO 99/00944 (1999-01-01), None
patent: WO 99/00945 (1999-01-01), None
patent: WO 99/00948 (1999-01-01), None
patent: WO 99/00949 (1999-01-01), None
patent: WO 99/00950 (1999-01-01), None
patent: WO9900936 (2001-06-01), None
Peter Newman et al., IP Switching and Gigabit Routers, Jan. 1997, IEEE Communications Magazine, 0163-6804, pp. 124-131.
Grenville Armitage, Bell Labs Research Silicon Valley, Lucent Technologies, MPLS: The Magic Behind the Myths, Jan. 2000, IEEE Communications Magazine, 0163-6804, pp. 124-131.
Nen-Fu Huang et al., A Fast IP Routing Lookup Scheme for Gigabit Switching Routers, Jun. 1999, IEEE, 0-7803-5417, pp. 1429-1436.
Yang, Muh-rong et al; BATMAN: a new architectural design of a very large next generation gigabit switch Communications, 1997, ICC 97 Montreal, IEEE International Conference on vol. 2, Jun. 8-12, 1997, pp. 740-744.
Ekman, J. et al; “Gigabit switch using free-space and parallel optical data links for a PCI-based workstation cluster”; Lasers and Electro-Optics Society 2000 Annual Meeting. LEOS 2000. 13th Annual Meeting. IEEE vol. 2, Nov. 13-16, 2000 pp. 494-495.
“A High Speed CMOS Circuit for 1.2-Gb/s 16×16 ATM Switching,” Alain Chemarin et al. 8107 IEEE Journal of Solid-State Circuits 27 Jul. 1992, No. 7, New York, US, pp. 1116-1120.
“Local Area Network Switch Frame Lookup Technique for Increased Speed and Flexibility,” 700 IBM Technical Disclosure Bulletin 38 Jul. 1995, No. 7, Armonk, NY, US, pp. 221-222.
“Queue Management for Shared Buffer and Shared Multi-buffer ATM Switches,” Yu-Sheng Lin et al., Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., Mar. 24, 1996, pp. 688-695.
“A 622-Mb/s 8×8 ATM Switch Chip Set with Shared Multibuffer Architecture,” Harufusa Kondoh et al., 8107 IEEE Journal of Solid-State Circuits 28 Jul. 1993, No. 7, New York, US, pp. 808-814.
“Catalyst 8500 CSR Architecture,” White Paper XP-002151999, Cisco Systems Inc. 1998, pp. 1-19.
“Computer Networks,” A.S. Tanenbaum, Prentice-Hall INT., USA, XP-002147300(1998), Sec. 5.2-Sec. 5.3, pp. 309-320.
Pham Chi
Squire Sanders & Dempsey L.L.P.
LandOfFree
Gigabit switch supporting multiple stacking configurations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gigabit switch supporting multiple stacking configurations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gigabit switch supporting multiple stacking configurations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613377