Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-05-04
2002-12-31
Ngô, Ngân V. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S289000, C257S347000, C257S353000
Reexamination Certificate
active
06501135
ABSTRACT:
TECHNICAL FIELD
The present invention generally relates to the manufacture of semiconductor-on-insulator (SOI) devices, and, more specifically, relates to the manufacture of germanium-on-insulator (GOI) devices.
BACKGROUND ART
Traditional silicon-on-insulator (SOI) transistor devices typically have a gate defining a channel interposed between a source and a drain formed within an active region of an SOI substrate. Such SOI devices have several advantages over devices formed on conventional bulk substrates: the elimination of latch-up, improved radiation hardness, dynamic coupling, lower parasitic junction capacitance, and simplified device isolation and fabrication. Such advantages allow semiconductor device manufacturers to produce low-voltage, low-power, high-speed devices thereon. For example, metal-oxide semiconductor field effect transistors (MOSFETs) are commonly formed on SOI structures. However, MOSFETs formed on such SOI structures suffer from a short-channel effect.
The short-channel effect refers to the effect caused by reducing a “long” channel to a “short” channel. A channel length is “long” where a depletion layer formed under the channel has a depth equal to its length. When a channel length is shortened to an extreme, the depletion layer extending from the drain side spreads in the direction of the source region and contacts with the depletion layer of the source side.
As a result, a potential barrier in the vicinity of the source is lowered by the drain voltage and a current flows by itself even when no voltage is applied to the gate electrode. In this case, an energy band between the source and the drain changes continuously. This is the punch-through effect which lowers the withstand voltage between the source and the drain.
While various countermeasures have been taken to reduce the short-channel effect described above, a general measure, which has been taken most frequently, is channel-doping. Channel-doping is a technique for suppressing the short-channel effect by doping a trace amount of an impurity element such as P (phosphorus) or B (boron) shallowly in the channel region (as disclosed in Japanese Patent Laid Open Nos. Hei. 4-206971, 4-286339 and others).
However, the channel-doping technique has a drawback in that it significantly restricts the field effect mobility (hereinafter referred to simply as a mobility) of the MOSFET. That is, the movement of carriers is hampered by the intentionally doped impurity, thus dropping the mobility.
Therefore, there exists a need in the art for a device formed on a semiconductor-on-insulator structure with increased performance and better characteristics enhanced by a higher mobility of an active layer as compared to a conventional silicon layer.
SUMMARY OF THE INVENTION
According to one aspect of the invention, the invention is a germaniumon-insulator (GOI) device formed on a GOI structure. In one embodiment, the device is a MOSFET. The MOSFET device includes a gate defining a channel (e.g. a p-type doped region) interposed between a source and a drain formed within one of the active regions defined by isolation trenches and a BOX layer.
According to another aspect of the invention, the invention is a method of fabricating a GOI device on a GOI structure. The method includes the step of forming a GOI structure. Additionally, the method includes the step of forming within an active region of a GOI structure a source and a drain with a channel interposed between. The method further includes the step of forming a gate on the active region of the GOI structure.
REFERENCES:
patent: 5313075 (1994-05-01), Zhang et al.
patent: 5627084 (1997-05-01), Yamazaki et al.
patent: 5726459 (1998-03-01), Hsu et al.
patent: 5869359 (1999-02-01), Prabhakar
Thin Solid Films, vol. 154, Nos. 1-2, pp. 249-255, Lausanne, CH; “Raman Microprobe Study of Silicon- and Germanium-on-Insulator Structures”, I.H. Cambell et al.
Advanced Micro Devices , Inc.
Ngo Ngan V.
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
Germanium-on-insulator (GOI) device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Germanium-on-insulator (GOI) device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Germanium-on-insulator (GOI) device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2958849