Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2007-10-12
2011-11-22
Backer, Firmin (Department: 2448)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C711S154000, C712S014000, C709S226000
Reexamination Certificate
active
08065681
ABSTRACT:
A method, information processing node, and a computer program storage product are provided for performing synchronization operations between participants of a program. Each participant includes at least one of a set of processes and a set of threads. Each participant in a first subset of participants of a program updates a portion of a first local vector that is local to the respective participant. Each participant in a second subset of participants of the program updates a portion of a second local vector that is local to the respective participant. The participants in the second subset exit the synchronization barrier in response to determining that all of the participants in the first subset have reached the synchronization barrier.
REFERENCES:
patent: 5050070 (1991-09-01), Chastain et al.
patent: 5361370 (1994-11-01), Sprague et al.
patent: 5434995 (1995-07-01), Oberlin et al.
patent: 5448732 (1995-09-01), Matsumoto
patent: 5696922 (1997-12-01), Fromm
patent: 5765181 (1998-06-01), Oberlin et al.
patent: 5867723 (1999-02-01), Chin et al.
patent: 5978839 (1999-11-01), Okuhara et al.
patent: 6119198 (2000-09-01), Fromm
patent: 6170003 (2001-01-01), Benkual et al.
patent: 6308316 (2001-10-01), Hashimoto et al.
patent: 6330604 (2001-12-01), Higuchi et al.
patent: 6502136 (2002-12-01), Higuchi et al.
patent: 6986022 (2006-01-01), Marshall et al.
patent: 7100021 (2006-08-01), Marshall et al.
patent: 7191294 (2007-03-01), Nakamura et al.
patent: 7487501 (2009-02-01), Silvera et al.
patent: 7581222 (2009-08-01), Blainey et al.
patent: 2002/0091786 (2002-07-01), Yamaguchi et al.
patent: 2003/0154284 (2003-08-01), Bernardin et al.
patent: 2004/0187118 (2004-09-01), Blainey et al.
patent: 2005/0050374 (2005-03-01), Nakamura et al.
patent: 2006/0048147 (2006-03-01), Silvera et al.
patent: 2006/0242308 (2006-10-01), Carter et al.
patent: 2007/0124539 (2007-05-01), Mandler
patent: 2007/0143549 (2007-06-01), Saha et al.
patent: 2007/0198785 (2007-08-01), Kogge et al.
Backer Firmin
Chambers Michael A
Fleit Gibbons Gutman Bongini & Bianco PL
Gibbons Jon A.
International Business Machines - Corporation
LandOfFree
Generic shared memory barrier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generic shared memory barrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generic shared memory barrier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4304740