Multiplex communications – Wide area network – Packet switching
Patent
1991-02-06
1994-11-22
Lee, Thomas C.
Multiplex communications
Wide area network
Packet switching
395200, 395800, 370 60, 370 8513, 370 8514, 370 941, 370 942, 36492792, 36492793, 36492796, 364940, 36494061, 364DIG2, G06F 1300
Patent
active
053676432
ABSTRACT:
A generic high bandwidth adapter providing a unified architecture for data communications between buses, channels, processors, switch fabrics and/or communication networks. Data is carried by data stream packets of variable lengths, and each packet includes a header control information portion required by communication protocols used to mediate the information exchange, and normally a data portion for the data which is to be communicated. The generic high bandwidth adapter comprises a processor subsystem including a processor for processing the header control information portions of data packets. The processor has access to data packets stored in a packet memory which stores data packets arriving at four generic adapter input/output ports. The packet memory is segmented into a plurality of buffers, and each data packet is stored in one or more buffers as required by the length thereof. A generic adapter manager is provided for performing and synchronizing generic adapter management functions, including implementing data structures in the packet memory by organizing data packets in buffers, and organizing data packets into queues for processing by the processor subsystem or transfer to or from generic adapter input/output ports. Each generic adapter input/output port has associated therewith a packet memory interface providing for the transfer of data packets into and out of the packet memory, such that when a data packet is received at an input/output port, the data packet is transferred into the adapter packet memory and queued for processing.
REFERENCES:
patent: 4621362 (1986-11-01), Sy
patent: 4878218 (1989-10-01), Takada
patent: 4947390 (1990-08-01), Sheehy
patent: 5058109 (1991-10-01), Goldberg et al.
patent: 5086426 (1992-02-01), Tsukakoshi et al.
patent: 5088090 (1992-02-01), Yacoby
patent: 5187780 (1993-02-01), Clark et al.
patent: 5193149 (1993-03-01), Awiszio et al
Jin-tu Liu, "Generalized State Machine for Generic Adapter Bus Master Interface," Research Report RC 16106 (#71520) Sep. 14, 1990.
Ramachandran et al., "Hardware Support for Interprocess Communication," IEEE Transactions on Parallel and Distributed Systems, vol. 1, No. 3, Jul. 1990.
Chang Paul
Delp Gary S.
Meleis Hanafy E.
Montalvo Rafael M.
Seidman David I.
Harrity Paul
International Business Machines - Corporation
Lee Thomas C.
LandOfFree
Generic high bandwidth adapter having data packet memory configu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generic high bandwidth adapter having data packet memory configu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generic high bandwidth adapter having data packet memory configu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1997433