Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Patent
1996-12-09
1999-04-27
Swann, Tod R.
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
711200, G06F 1202
Patent
active
058976663
ABSTRACT:
A method and device for generating address aliases corresponding to memory locations, for avoiding false load/store collisions during memory disambiguation. The alias generator takes advantage of the fact that the entire address range will most likely not be active in the registers at any one time. The subset of the address range that is active can be represented with a smaller number of bits and, hence, the computation of true dependencies is greatly reduced. The address alias generator includes an array for receiving the memory addresses, comparators having inputs connected to each array entry and having outputs connected to an alias encoder, and a control logic unit for writing the given memory address in one of the entries. The output of a given gate is turned on if a memory address is the same as the contents of one of the entry corresponding to that output, and the control means is activated if the output of all of the gates are turned off. In the preferred embodiment, the memory addresses are 32-bit values, the array has 64 entries, and the encoder generates 6-bit values for the address aliases. The processor includes a memory disambiguation buffer for identifying load/store collisions, that uses the 6-bit address aliases.
REFERENCES:
patent: 4970636 (1990-11-01), Snodgrass et al.
patent: 5142515 (1992-08-01), McFerrin et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5479627 (1995-12-01), Khalidi et al.
patent: 5524263 (1996-06-01), Griffith et al.
patent: 5659782 (1997-08-01), Senter et al.
patent: 5694577 (1997-12-01), Kiyohara et al.
Mallick Soummya
McDonald Robert Greg
Dillon Andrew J.
International Business Machines - Corporation
Langjahr David
Musgrove Jack V.
Swann Tod R.
LandOfFree
Generation of unique address alias for memory disambiguation buf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of unique address alias for memory disambiguation buf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of unique address alias for memory disambiguation buf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-683348