Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2005-03-18
2009-08-04
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
07571304
ABSTRACT:
One embodiment of the present invention provides a system which creates multiple checkpoints in a processor that supports speculative-execution. The system starts by issuing instructions for execution in program order during execution of a program in a normal-execution mode. Upon encountering a launch condition during an instruction which causes a processor to enter execute-ahead mode, the system performs an initial checkpoint and commences execution of instructions in execute-ahead mode. Upon encountering a predefined condition during execute-ahead mode, the system generates an additional checkpoint and continues to execute instructions in execute-ahead mode. Generating the additional checkpoint allows the processor to return to the additional checkpoint, instead of the previous checkpoint, if the processor subsequently encounters a condition that requires the processor to return to a checkpoint.
REFERENCES:
patent: 5659721 (1997-08-01), Shen et al.
patent: 6691240 (2004-02-01), Stotzer et al.
patent: 2004/0226011 (2004-11-01), Augsburg et al.
patent: 2004/0230778 (2004-11-01), Chou et al.
patent: 2005/0247774 (2005-11-01), Sander et al.
patent: 0 355 286 (1990-02-01), None
patent: 0779577 (1997-06-01), None
patent: WO 03/093982 (2003-11-01), None
Lebeck et al.; A Large, Fast Instruction Window for Tolerating Cache Misses; May 2002; pp. 59-69.
Lebeck et al, A Large Fast Instruction Window for Tolerating Cache Misses, May 2002, pp. 59-69.
Dundas et al., Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss, 1997, pp. 68-75.
Iffat H. Kazi et al., “Coarse-Grained Speculative Execution in Shared-Memory Multiprocessors”, ICS 98 Melbourne Australia, published Jul. 7, 1998, XP-000895361, pp. 93-100.
Daniel C. McCrackin, “Eliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming”, IEEE Transactions on Computers 40 (1991) October, No. 10, New York, US, XP 000266019.
Caprioli Paul
Chaudhry Shailender
Tremblay Marc
Chan Eddie P
Giroux George D
Jones Anthony P.
Park Vaughan & Fleming LLP
Sun Microsystems Inc.
LandOfFree
Generation of multiple checkpoints in a processor that... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of multiple checkpoints in a processor that..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of multiple checkpoints in a processor that... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135998