Generation of clock gating function for synchronous circuit

Details Generation of clock gating function for synchronous circuit Generation of clock gating function for synchronous circuit

2007-03-20

2007-03-20

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10761156

ABSTRACT:
There is disclosed a method, and corresponding apparatus, for determining a clock gating function for a set of clocked state-holding elements, comprising the steps of: for each element, determining the conditions under which the element will hold its current value based only on those inputs which are common to all elements; and combining the conditions to form a gating function.

REFERENCES:
patent: 5502648 (1996-03-01), Kaplan
patent: 5801955 (1998-09-01), Burgun et al.
patent: 5831866 (1998-11-01), Burgun et al.
patent: 5864487 (1999-01-01), Merryman et al.
patent: 5980092 (1999-11-01), Merryman et al.
patent: 6009531 (1999-12-01), Selvidge et al.
patent: 6252448 (2001-06-01), Schober
patent: 6301553 (2001-10-01), Burgun et al.
patent: 6434722 (2002-08-01), Kawarabayashi et al.
patent: 6643829 (2003-11-01), Borkovic et al.
patent: 6681377 (2004-01-01), Beletsky
patent: 6874134 (2005-03-01), Collin et al.
Wu et al., Clock-gating and Its Application to Low Power Design of Sequential Circuits, Mar. 2000, IEEE, vol. 47, pp. 415-419.
Lang et al., Individual Flip Flop with Gated Clocks for Low Power Datapaths, Jun. 1997, IEEE, vol. 44, pp. 507-516.

Affiliated with

Also associated with

Rating

Generation of clock gating function for synchronous circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Generation of clock gating function for synchronous circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of clock gating function for synchronous circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3791921