Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Patent
1997-12-12
2000-05-30
Palys, Joseph E.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
327291, G06F 108
Patent
active
060702486
ABSTRACT:
A clock signal generator within an electronic device locally generates a reference clock signal having a reference frequency from a base clock signal having a base frequency. The base clock signal is from a base signal source that is external to the electronic device, and the base frequency of the base clock signal may vary depending on the base signal source. The present invention includes a plurality of frequency dividers which are coupled to the base signal source. Each of the frequency dividers outputs a divided clock signal having a respective frequency that is the base frequency divided by a respective factor. A multiplexer accepts the value of the base frequency of the base clock signal as stored within a storage device that is external to the electronic device. The multiplexer then selects as the reference clock signal a divided clock signal having a respective frequency that is closest to the reference frequency depending on the value of the base frequency. In this manner, a reference clock signal having a stable reference frequency is generated for the electronic device despite possible variations in the base frequency of the base clock signal. The present invention may be used to particular advantage when the electronic device is an Ethernet computer network peripheral device coupled between a computer host system and a computer network, and when the base signal source is from the computer host system.
REFERENCES:
patent: 5095280 (1992-03-01), Wunner et al.
patent: 5771373 (1998-06-01), Kau et al.
patent: 5790609 (1998-08-01), Swoboda
patent: 5794021 (1998-08-01), Hewitt
patent: 5903746 (1999-05-01), Swoboda et al.
Dwork Jeffrey R.
Yu Ching
Advanced Micro Devices , Inc.
Choi Monica H.
Omar Omar
Palys Joseph E.
LandOfFree
Generation of a stable reference clock frequency from a base clo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of a stable reference clock frequency from a base clo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of a stable reference clock frequency from a base clo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1919131