Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2005-11-22
2005-11-22
Du, Thuan (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S502000, C326S093000
Reexamination Certificate
active
06968475
ABSTRACT:
A circuit has at least one data input, an enable input, a clock input, and an output. In one embodiment, the circuit is configured to perform a pre-charge function before an evaluate function in response to the enable input.
REFERENCES:
patent: 4700086 (1987-10-01), Ling et al.
patent: 5378942 (1995-01-01), Wu et al.
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5642061 (1997-06-01), Gorny
patent: 5764089 (1998-06-01), Partovi et al.
patent: 5798938 (1998-08-01), Heikes et al.
patent: 5918042 (1999-06-01), Furber
patent: 6121807 (2000-09-01), Klass et al.
patent: 6169422 (2001-01-01), Harris et al.
patent: 6182233 (2001-01-01), Schuster et al.
patent: 6246266 (2001-06-01), Bosshart
patent: 6252425 (2001-06-01), Blomgren et al.
Blakely , Sokoloff, Taylor & Zafman LLP
Du Thuan
Intel Corporation
LandOfFree
Generalized pre-charge clock circuit for pulsed domino gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generalized pre-charge clock circuit for pulsed domino gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generalized pre-charge clock circuit for pulsed domino gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3515059