Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2002-12-19
2004-02-24
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
C714S787000, C714S788000
Reexamination Certificate
active
06697975
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to an apparatus and method for convolutional interleaving/deinterleaving.
2. Description of the Relevant Art
Present digital communication channels are experiencing greatly increased demands, which lead to errors in the data being transmitted in that channel. The error correcting codes in common use are very good at detecting and correcting isolated bit errors which occur in a communication channel. However, typical error correction and detection codes are insufficient in a channel which is subject to burst-type errors, i.e., errors which will affect a large number of bits of data at a time.
Convolutional interleaving and de-interleaving techniques on either end of the channel transmission path are used to interleave the data stream, so that the effects of burst errors become distributed when the data stream is de-interleaved, and do not overwhelm the error correcting and detecting codes.
A balance often must be maintained among considerations such as, for example, the physical amount of memory used to realize the interleaver/deinterleaver, the total amount of device “real estate” available to the device designer, the device performance, device flexibility and dynamic re-programmability, and the simplicity of the device design and implementation. In applications where the importance of spatial efficiency is less important, the interleaver/deinterleaver can be implemented using an arbitrary number of memory cells, provided the requisite device performance characteristics are met. Often, interleavers/deinterleavers are realized using distinct designs and implementations, which can not be reconfigured dynamically to satisfy, for example, the demands of a different environment requiring the use of a different type of interleaver/deinterleaver.
The tension of this balance is most prominent in single-chip signal processing device implementations, where spatial efficiency can become a crucial consideration. There is a need for efficient implementations of certain types of interleavers/deinterleavers, including, for example, a Ramsey Type II device, which to date have not been demonstrated. Furthermore, there is a need for an interleaver/deinterleaver that can be dynamically reconfigurable among the different types of devices, for example, Ramsey I, Ramsey II, Ramsey III, and Ramsey IV.
SUMMARY OF THE INVENTION
The invention provides a memory-efficient convolutional interleaver/deinterleaver which includes a memory array, a write commutator, and a read commutator; wherein the commutators perform their respective write and read operations relative to a preselected memory cell after a predetermined delay. The delay is chosen using a technique, such as a modulo-based technique, such that an efficient implementation of a Ramsey Type-II interleaver, and a Ramsey Type-III is realized.
REFERENCES:
patent: 4547887 (1985-10-01), Mui
patent: 4559625 (1985-12-01), Berlekamp et al.
patent: 5042033 (1991-08-01), Costa
patent: 5241563 (1993-08-01), Paik et al.
patent: 5483541 (1996-01-01), Linsky
patent: 5519734 (1996-05-01), Ben-Efraim
patent: 5537420 (1996-07-01), Huang
patent: 5572532 (1996-11-01), Fimoff et al.
patent: 5592492 (1997-01-01), Ben-Efraim et al.
patent: 5636224 (1997-06-01), Voith et al.
patent: 5719875 (1998-02-01), Wei
patent: 5764649 (1998-06-01), Tong
patent: 5771239 (1998-06-01), Moroney et al.
patent: 5886998 (1999-03-01), Voith et al.
patent: 5889791 (1999-03-01), Yang
patent: 5912898 (1999-06-01), Khoury
patent: 6003147 (1999-12-01), Stephens et al.
patent: 6014761 (2000-01-01), Lachish et al.
patent: 6035427 (2000-03-01), Kweon
patent: 6178530 (2001-01-01), Aman et al.
patent: 6411654 (2002-06-01), Furutani et al.
patent: 0 681 373 (1995-11-01), None
patent: 0 813 309 (1997-12-01), None
patent: 2 315 002 (1998-01-01), None
patent: WO 95/18489 (1995-07-01), None
Hanna, S.A.; Convolutional interleaving for digital radio communications; Universal Personal Communications, 1993. Personal Communications: Gateway to the 21st Century. Conference Record, 2nd International Conference on, vol.: 1, 1993 Page(s): 443-447 v.*
S.A. Hanna, “Convolutional Interleaving for Digital Radio Communications,”Personal Communications: Gateway to the 21stCentury, Conference Record, 2ndInternational Conference, 1993, pp. 443-447, vol. 1, Universal Personal Communications.
Broadcom Corporation
Christie Parker & Hale LLP
Torres Joseph D.
LandOfFree
Generalized convolutional interleaver/deinterleaver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generalized convolutional interleaver/deinterleaver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generalized convolutional interleaver/deinterleaver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3289311