Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2007-09-04
2007-09-04
Nguyen, Cuong (Department: 2811)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S128000, C438S197000
Reexamination Certificate
active
11311995
ABSTRACT:
A transistor and a method of fabricating the transistor are provided. The transistor includes a semiconductor material comprising drain regions and source regions formed in alternating rows or columns. The transistor also includes polysilicon chains overlaying the top of the semiconductor material, disconnected from and substantially parallel to one another, and separating the drain regions from the source regions. The method includes providing a semiconductor material, growing a first insulating layer on top of the semiconductor material, depositing a polysilicon layer on top of the first insulating layer, defining a plurality of chains in the polysilicon layer, the plurality of chains being disconnected from and substantially parallel to one another, and forming a plurality of drain regions and a plurality of source regions in the semiconductor material in alternating rows or columns. The plurality of chains separates the plurality of drain regions from the plurality of source regions.
REFERENCES:
patent: 6867083 (2005-03-01), Imam et al.
patent: 7064051 (2006-06-01), Lee et al.
patent: 7094674 (2006-08-01), Graf et al.
patent: 7192857 (2007-03-01), Hopper et al.
patent: 7211478 (2007-05-01), Pelham et al.
Wu Schyi-yi
Yoo Ji-hyoung
Micrel Inc.
Nguyen Cuong
Sawyer Law Group LLP
LandOfFree
Gate layouts for transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate layouts for transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate layouts for transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3724677