Gain stage with improved power supply rejection

Details Gain stage with improved power supply rejection Gain stage with improved power supply rejection

1998-01-28

2000-09-05

Cunningham, Terry D.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

327327, 327384, H03K 508

Patent

active

061148938

ABSTRACT:
A gain stage circuit includes a first transistor Q.sub.3 having a control node coupled to a bias node V.sub.B1 ; a second transistor Q.sub.2 having a control node coupled to the bias node V.sub.B1 ; a third transistor Q.sub.1 coupled in series with the second transistor Q.sub.2 and having a control node coupled to an input node V.sub.IN ; a fourth transistor Q.sub.5 matched to the second transistor Q.sub.2 and having a control node coupled to the bias node V.sub.B1 ; a current subtracting circuit 22 coupled to the second and fourth transistors Q.sub.2 and Q.sub.5 ; and a quiet current generator 20 coupled to the current subtracting circuit 22, the current subtracting circuit 22 subtracts a current in the fourth transistor Q.sub.5 from a quiet current in the quiet current generator 20.

REFERENCES:
patent: 5198701 (1993-03-01), Davies et al.
patent: 5455533 (1995-10-01), Kollner
patent: 5614850 (1997-03-01), Corsi et al.
patent: 5754076 (1998-05-01), Kimura

Affiliated with

Also associated with

Rating

Gain stage with improved power supply rejection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gain stage with improved power supply rejection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gain stage with improved power supply rejection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2216069