GaAs SCFL RAM

Details GaAs SCFL RAM GaAs SCFL RAM

1987-10-02

1989-07-04

Hecker, Stuart N.

Static information storage and retrieval

Addressing

Including particular address buffer or latch circuit...

36518905, 365177, 365175, 307530, 307450, G11C 800, G11C 1134, H03K 19094, H03F 345

Patent

active

048456810

ABSTRACT:
A GaAs SCFL RAM having a unique three-voltage-level write circuit, direct-read circuitry with only one gate delay, diode-coupled FET logic cells, and peripheral circuitry with SCFL gates. The memory module architecture and plan of the RAM allow for several design options which may include 1K.times.16 and 16K.times.1 memory configurations. The RAM incorporates strobe circuitry for powering down selected memory modules, without loss of data, thus reducing power dissipation. The SCFL circuitry of the RAM functions with closely matched complementary signals for fast switching with minimum current spiking. The RAM has a wide range of threshold voltage tolerance, excellent noise margin, and a very high level of radioactive radiation hardness.

REFERENCES:
patent: 4438351 (1984-03-01), Scheurmeyer
patent: 4518871 (1985-03-01), Toyoda et al.
patent: 4532439 (1985-07-01), Koike
patent: 4558235 (1985-12-01), White et al.
patent: 4568957 (1986-02-01), Zuleeg et al.
patent: 4575821 (1986-03-01), Eden et al.
patent: 4665508 (1987-05-01), Chang
patent: 4728803 (1988-03-01), Catchpole et al.
patent: 4771194 (1988-09-01), Van Zeghbroeck
"GaAs Enhancement/Depletion MESFET Memory Technology", McLevige et al., 1982, IEEE GaAs IC Symposium, pp. 127-130.
"GaAs MSI with JFET DCFL", Kato et al., 1983 IEEE, GaAs IC Symposium, pp. 182-185.
"Advanced GaAs DCFL Constructions with 8.times.8 Bit Parallel Multipliers", Kawakami et al., 1984 IEEE, pp. 107-110.
"A Radiation-Hard Low Power GaAs Static Ram Using E-JFET DCFL" Troeger et al., 1983 IEEE GaAs IC Symposium.
"A Low Power/Static GaAs MESFET Logic Gate," Namordi et al., IEEE 1982 GaAs IC Symposium, pp. 21-24.
"An LSI GaAs DCFL Using Self-Aligned MESFET Technology", Nakayama et al., 1982 IEEE Symposium GaAs IC Symposium, pp. 6-9.
"Improved Logic Gate with a Push-Pull Output", Helix et al., 1982 IEEE GaAs IC Symposium, pp. 109-111.
"GaAs IKB Static RAM with E/DMESFET DCFL", Ino et al., 1982 IEEE GaAs IC Symposium, pp. 2-5.
"A 256.times.4 Bit GaAs Static RAM", Toyoda et al., 1983 IEEE GaAs IC Symposium, pp. 86-89.
"GaAs 16K SRAM" Honeywell Property Proposal, pp. 1-92.
"GaAs IGFET: a New Device for High Speed Digital IC's," Schuermeyer et al., International Electron Devices Meeting, 12/80, pp. 441-444.
"A GaAs Chip Set for Multiplex: Demultiplex Applications . . . ", Flahive et al., IEEE GaAs IC Symposium, 1984, pp. 7-10.
"A GaAs Monolithic Frequency Divider Using Source Coupled FET Logic" S. Katsu, et al., IEEE Electron Device Letters, vol. EDL-3, No. 8, Aug. 1982, pp. 197-199.
"A 320 Gate GaAs Logic Gate Array" D. Kinell, 1982 IEEE GaAs Symposium, pp. 17-20.

Affiliated with

Also associated with

Rating

GaAs SCFL RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with GaAs SCFL RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GaAs SCFL RAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-857866