Fuse processing using dielectric planarization pillars

Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Using structure alterable to nonconductive state

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S333000

Reexamination Certificate

active

06420216

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the fabrication of integrated circuits. More particularly, the present invention relates to improved techniques for increasing circuit density and/or reducing substrate damage in an integrated circuit employing fusible links.
2. Description of Related Art
Semiconductor integrated circuits (IC) and their manufacturing techniques are well known. In a typical integrated circuit, a large number of semiconductor devices may be fabricated on a silicon substrate. To achieve the desired functionality, a plurality of conductors are typically provided to couple selected devices together. In some integrated circuits, conductive links are coupled to fuses, which may be cut or blown after fabrication using lasers or electrical power. In a dynamic random access memory (DRAM) circuit, for example, fuses may be employed during manufacturing to protect some of the transistors' gate stacks from an inadvertent built-up of charges. Once fabrication of the IC is substantially complete, the fuses may be blown or cut to permit the DRAM circuit to function as if the protective current paths never existed. Alternatively, the fuse links may be used to re-route the conductive lines and hence modify the functionality of the circuit.
Laser fusible links are generally metal lines that can be explosively fused open by application of laser energy. The laser energy causes a portion of the link material to vaporize and a portion to melt. Typically, the fusible link is thin and is made of aluminum or polysilicon or it may be made of the same metals as the chip conductors. In operation, a short pulse of laser energy in predetermined arcs (spot) is impinged upon the link. Electrically fusible links comprise metal lines that can be fused open by application of excess electrical current through the fuse which induces a portion of the link material to vaporize, melt or otherwise be caused to form an electrical discontinuity or “open”. Typically, the electrically fusible link is formed of a metallic conductor (such as aluminum) or a polysilicon. In operation, a short pulse of electrical power is applied to induce the fuse open.
Since every link is not necessarily blown, it is important to ensure that adjacent fuses are not blown by reflected light or thermal energy. Two methods are currently used to ensure that only the desired fuses are blown and that adjacent fuses are not inadvertently blown. The first method simply spaces the fuses two or three spot diameters apart. The second method builds metal walls between the adjacent fuses. Both those methods result in large fuse pitches and significant use of chip area. In cases where the fusible links are built from the same material as the chip conductors; become thicker; are made of composite layers including layers of refractory metals (tungsten and various silicides); or are comprised of highly reflective metals (copper/aluminum), blowing the fuses with lasers becomes more difficult. The increasing speed requirements of logic chips are the driving force behind these fusible link materials. More commonly, fuses may be employed to set the enable bit and the address bit of a redundant array element in a DRAM circuit.
It has been found that the use of a laser beam to set, cut or blow a fuse link may render the area under the fuse link or adjacent fusible links vulnerable to laser-induced damage, mainly due to the absorption of laser energy during the fuse setting operation. Because of the possibility of laser-induced damage, the areas underlying the fuse links are typically devoid of semiconductor devices (e.g., transistors) and the fuses are spaced far apart in conventional systems. Even when there are no active devices beneath the fusible link or other closely spaced fusible links, the substrate itself may also experience some degree of laser-induced damage. This is because silicon, which is the typical substrate material, absorbs the laser energy readily, particularly when short wavelength lasers are employed. For this reason, lasers having relatively long wavelengths such as infrared lasers have been employed in conventional systems for the fuse setting operation.
Even though infrared lasers are helpful in minimizing laser-induced damage to the underlying substrate, the use of lasers having relatively long wavelengths involves certain undesirable compromises. By way of example, the relatively long wavelength of the infrared laser forms a relatively large spot on the substrate during the fuse setting operation, which limits how closely the fuse links can be packed next to one another. For infrared lasers having a wavelength of, for example, about 1 micron, the spot created on the substrate may be two times the wavelength of about 2 to 2.5 microns wide. The diameter of the laser spot places a lower limit on the minimum fuse pitch or spacing between adjacent fuse links. If the fuses are placed too closely together for a given laser wavelength, an adjacent fuse link may be inadvertently blown or cut, rendering the IC defective.
Using a laser with a shorter wavelength would reduce the diameter of the laser spot and concomitantly the minimum fuse pitch. However, a shorter wavelength laser substantially increases the likelihood of underlying substrate damage in conventional systems since the silicon substrate absorbs laser energy from shorter wavelength lasers more readily. If a shorter wavelength laser is employed to set the fuse links of the conventional system's fuse array, excessive substrate damage in area may result, possibly leading to integrated circuit defects and failure.
There is a need for improved techniques for fabricating integrated circuits having laser and or electrically fusible links. More particularly, there is a conventional need for improved laser and/or electrical fuse link structures and methods therefor, which reduce the amount of damage caused when the fuse element blows.
Bearing in mind the problems and deficiencies of the prior art, it is therefore an object of the present invention to provide an improved method for fabricating integrated circuits having laser fusible links.
It is another object of the present invention to provide an improved laser fuse link structure which reduces the amount of damage caused when the fuse element blows.
A further object of the invention is to provide an improved fuse link structure and method of making such a structure which permits the fuses to have smaller spacing and pitch.
It is yet another object of the present invention to provide an improved fuse link structure and method of making such a structure which permits the fuses to be blown with short or long wavelength lasers.
Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification.
SUMMARY OF THE INVENTION
The above and other objects and advantages, which will be apparent to one of skill in the art, are achieved in the present invention which is directed to, in a first aspect, an electrical fuse structure comprising a semiconductor substrate; at least one electrically insulating layer over the semiconductor substrate having a portion thereof containing electrical wiring and another, adjacent portion thereof substantially free of electrical wiring; optionally, a further electrically insulating layer over the at least one electrically insulating layer. The at least one electrically insulating layer and the optional further electrically insulating layer have a depression formed over the portion of the at least one electrically insulating layer substantially free of electrical wiring, with the depression having a lower surface level than an adjacent portion of the electrically insulating layer. The fuse structure also includes a fuse insulator disposed over the depression and a fuse over the fuse insulator.
Preferably, the fuse insulator is disposed only in the depression to elevate the fuse to the same level as the adjacent portion of the electrically insulating layer. The fuse structure may have

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fuse processing using dielectric planarization pillars does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fuse processing using dielectric planarization pillars, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fuse processing using dielectric planarization pillars will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2842266

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.