Static information storage and retrieval – Read/write circuit – Having fuse element
Reexamination Certificate
2006-12-22
2009-10-13
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having fuse element
C365S189060, C365S189070
Reexamination Certificate
active
07602663
ABSTRACT:
A plurality of fuse cells are arranged in an array. One or more fuse cells include a pair of fuse devices to output a pair of voltages, respectively, wherein the pair of fuse devices are redundantly programmed. A sense amplifier is coupled to the plurality of fuse cells to read the pair of voltage outputs from each of the plurality of fuse cells, respectively. A comparator circuit is coupled to the sense amplifier to compare the pair of voltage outputs for each of the plurality of fuse cells and to output the compared result.
REFERENCES:
patent: 4797858 (1989-01-01), Wang et al.
patent: 5708291 (1998-01-01), Bohr et al.
patent: 5983367 (1999-11-01), Higuchi et al.
patent: 6574135 (2003-06-01), Komatsuzaki
patent: 6580655 (2003-06-01), Jacunski et al.
patent: 6914837 (2005-07-01), Schroeder et al.
patent: 7012827 (2006-03-01), Chung
patent: 7417913 (2008-08-01), Chen et al.
patent: 2007/0217247 (2007-09-01), Chen et al.
M. Alavi, et al., “A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process,” IEDM, 1997.
Chen Zhanping
Douglas Jonathan P.
Mosalikanti Praveen
Taylor Gregory F.
Zhang Kevin
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Luu Pho M.
LandOfFree
Fuse cell array with redundancy features does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fuse cell array with redundancy features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fuse cell array with redundancy features will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4127921