Functional timing analysis for characterization of virtual...

Details Functional timing analysis for characterization of virtual... Functional timing analysis for characterization of virtual...

2002-09-24

2008-03-18

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07346872

ABSTRACT:
A system and method for performing a timing analysis on virtual component blocks or other circuit models is provided wherein functional information obtained from the circuit's control inputs and their useful combinations is used to improve accuracy. The control inputs and data inputs for a circuit block are identified. Each functionally meaningful or useful control input combination is applied to the circuit block, and the topological delay for the data inputs are determined only along the paths that are not blocked by the control inputs. The delays along paths that are blocked are ignored. The analysis is further augmented by determining the topological delay for all paths originating at control inputs, without regard to blocking of paths, so as to reduce the chance for possible underestimation of delays from the data inputs. A final timing model may include the combination of maximum delays along data paths for each combination of control inputs, and maximum delays along paths originating from each of the control inputs. The delay analysis may account for different input slews and load capacitances, and the results may be expressed in tabular or matrix form. A useful technique for condensing time delay information (whether scalar or tabular in form) is also provided, to simplify timing characterization of a virtual component block or circuit model. Delay tables or matrixes that are “close” (i.e., within a specified tolerance) may be combined into a single table or matrix.

REFERENCES:
patent: 5404311 (1995-04-01), Isoda
patent: 5475605 (1995-12-01), Lin
patent: 5475607 (1995-12-01), Apte et al.
patent: 5572717 (1996-11-01), Pedersen
patent: 5764531 (1998-06-01), Kojima et al.
patent: 5943489 (1999-08-01), Shiratori
patent: 6038384 (2000-03-01), Ehrler
patent: 6175946 (2001-01-01), Ly et al.
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6253361 (2001-06-01), Buch
patent: 6301692 (2001-10-01), Kumashiro et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6604227 (2003-08-01), Foltin et al.
Brand, Daniel and Vijay S. Iyengar, “Timing Analysis Using Functional Analysis”, IEEE Transactions on Computers, vol. 37, No. 10, Oct. 1988, pp. 1309-1314.
Brand, Daniel and Vijay S. Iyengar, “Timing Analysis Using Functional Relationships”, IEEE Conference on Computer-Aided Design, Nov. 1986, pp. 126-129.
Hrapcenko, V.M., “Depth and Delay in a Network”, Soviet Math Dokl., vol. 19, No. 4, 1978, pp. 1006-1009.
Yalcin, Hakan and John P. Hays, “Hierarchical Timing Analysis Using Conditional Delays”, Proc. Int'l. Conf. on Computer Aided Design, 1995, pp. 371-377.
Yalcin, Hakan, John P. Hayes and Karem A. Sakallah, “An Approximate Timing Analysis Method for Datapath Circuits”, Proc. Int'l. Symp. on Circuits and Systems, 1996, pp. 114-118.
Silva, Joao P. Marquest and Karem A. Sakallah, “Efficient and Robust Test Generation-Based Timing Analysis”, Proc. Int'l. Symp. on Circuits and Systems, 1994, pp. 303-306.
McWilliams, Thomas, “Verification of Timing Constraints on Large Digital Systems”, Proc. Design Automation Conf. 1980, pp. 139-146.
Chen, Hsi-Chuan and David Hung-Chang Du, “Path Sensitization in Critical Path Problem”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 2, Feb. 1993, pp. 196-207.
Kukimoto, Yuji, Wilsin Gosti, Alexander Saldanha and Robert K. Brayton, “Approximate Timing Analysis of Combinational Circuits under the XBD0 Model”, Proc. Int'l. Conf. on Computer Aided Design, 1997. pp. 176-181.
Kukimoto, Yuji, and Robert K. Brayton, “Hierarchical Functional Timing Analysis”, Proc. Design Automation Conf., 1998, pp. 580-585.
Venkatesh, S.V., Robert Palermo, Mohammad Mortazaki and Karem A. Sakallah, “Timing Abstraction of Intellectual Property Blocks”, IEEE Custom Integrated Circuits Conference, 1997, pp. 99-102.
Gersho, Allen and Robert M. Gray, “Vector Quantization and Signal Compression”, Kluwer Academic Publishers, 1992, pp. 188-190.
McGeer, Patrick and Robert K. Brayton, “Integrating Functional and Temporal Domains in Logic Design”, Kluwer Academic Publishers, 1991. pp. 29-95.
Yalcin, Hakan et al, “Functional Timing Analysis for IP Characterization”, Proc. Design Automation Conference, Jun. 1999, p. 731-736.
Brand, D. et al. “Timing Analysis Using Functional Analysis” Transactions of Computers (Oct. 1988) vol. 37, No. 10.
Brand, D. et al. “Timing Analysis Using Functional Relationships” Proceedings International Conference on Computer-Aided Design (1986) pp. 126-129.
Chen, H.-C. et al. “Path Sensitization In Critical Path Problem” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Feb. 1993) vol. 12, No. 2.
Gersho, A. et al. “Vector Quantization and Signal Compression”Kluwer Academic Publishers (1992).
Hakan, Y. et al. “Functional Timing Analysis for IP Characterization” Proceedings 1999 Design Automation Conference (Jun. 1999), pp. 731-736.
Hrapcenko, V.H. “Depth and Delay in a Network” Soviet Math Dokl. (1978) vol. 19, pp. 1006-1009.
Kukimoto, Y. et al. “Approximate Timing Analysis of Combinational Circuits Under the XBDO Model” Proceedings International Conference on Computer-Aided Design (1997) pp. 176-181.
Kukimoto, Y. et al. “Hierarchical Functional Timing Analysis” Proceedings Design Automation Conference (1998) pp. 580-585.
McGeer, P.C et al. “Integrating Functional and Temporal Domains in Logic Design; the False Path Problem and its Implications” Kluwer Academic Publishers, Boston, MA (1991) pp. 29-95.
McWilliams, T.M. “Verification of Timing Constraints on Large Digital Systems” Proceedings Design Automation Conference (1980) pp. 139-147.
Silva, J.P.M. et al. “Efficient and Robust Test Generation-Based Timing Analysis” Proceedings International Symposium on Circuits and Systems (1994).
Venkatesh, S.V. et al. “Timing Abstraction of Intellectual Property Blocks” Proceedings Custom Integrated Circuits Conference (1997) pp. 99-102.
Yalcin, H. et al. “An Approximate Timing Analysis Method for Datapath Circuits” Proceedings International Conference on Computer-Aided Design (1986) pp. 114-118.
Yalcin, H. et. Al. “Hierarchical Timing Analysis Using Conditional Delays” Proceedings International Conference on Computer-Aided Design (1995) pp. 371-377.

Affiliated with

Also associated with

Rating

Functional timing analysis for characterization of virtual... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional timing analysis for characterization of virtual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional timing analysis for characterization of virtual... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3965629