Functional DMA performing operation on DMA data and writing...

Details Functional DMA performing operation on DMA data and writing... Functional DMA performing operation on DMA data and writing...

2005-09-29

2009-11-17

Patel, Niketa (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S007000, C710S020000

Reexamination Certificate

active

07620746

ABSTRACT:
In one embodiment, a direct memory access (DMA) controller comprises a transmit control circuit, an offload engine, and a receive control circuit. The transmit control circuit is configured to read first DMA data from an address space in a host. Coupled to receive the first DMA data from the transmit control circuit, the offload engine is configured to perform at least a first operation on the first DMA data to produce a result. The offload engine is configured to at least start performing the first operation during a DMA transfer that provides the first DMA data to the offload engine. Coupled to the offload engine to receive the result, the receive control circuit is configured to write the result to the address space in the host according to a DMA descriptor data structure that describes the DMA transfer.

REFERENCES:
patent: 5075846 (1991-12-01), Reininger et al.
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5634069 (1997-05-01), Hicok et al.
patent: 5640399 (1997-06-01), Rostoker et al.
patent: 5978866 (1999-11-01), Nain
patent: 6038629 (2000-03-01), Ogilvie et al.
patent: 6070182 (2000-05-01), Rao et al.
patent: 6209046 (2001-03-01), Sato et al.
patent: 6874040 (2005-03-01), Gregg
patent: 6948010 (2005-09-01), Somers et al.
patent: 7089344 (2006-08-01), Rader et al.
patent: 7260688 (2007-08-01), Baxter
patent: 7386642 (2008-06-01), Inoue et al.
patent: 7548997 (2009-06-01), Go et al.
patent: 2003/0097498 (2003-05-01), Sano et al.
patent: 2004/0064600 (2004-04-01), Lee et al.
patent: 2004/0068590 (2004-04-01), Nishino
patent: 2006/0009695 (2006-01-01), Matthew et al.
patent: 2006/0015748 (2006-01-01), Goto et al.
patent: 2007/0022225 (2007-01-01), Nair et al.
patent: 0235368 (2002-02-01), None
Microsoft Computer Dictionary; 2002; Microsoft Press; Fifth Edition; p. 335.
U.S. Appl. No. 11/682,065, filed Mar. 5, 2007.
James B. Keller, “The PWRficient Processor Family,” PA Semi, Oct. 2005, 31 pages.
U.S. Appl. No. 11/238,790, filed Sep. 29, 2005, 64 pages.
Office Action in U.S. Appl. No. 11/238,790 mailed Apr. 15, 2008.
Response to Office Action in U.S. Appl. No. 11/238,790, filed Jun. 24, 2008.
ARM Limited: “PrimeCell Single Master DMA Controller (PL081);” Revision r1p1, Feb. 2003, 90 pages.
IBM: “DMA Slave Data Security,” Technical Disclosure Bulletin, vol. 34, No. 12, May 1, 1992, p. 327, XP002423605; 90 pages.
Office Action in U.S. Appl. No. 11/620,875 mailed Jul. 24, 2008.
Response to Office Action in U.S. Appl. No. 11/620,875, filed Oct. 15, 2008.
Office Action from U.S. Appl. No. 11/620,875 mailed Jul. 24, 2008.
Response to Office Action from U.S. Appl. No. 11/620,875, filed Oct. 15, 2008.
Office Action from U.S. Appl. No. 11/238,790 mailed Oct. 14, 2008.
Office Action from U.S. Appl. No. 11/682,051 mailed Oct. 6, 2008.
Office Action from U.S. Appl No. 11/620,875, mailed Jan. 8, 2009.
Office Action from U.S. Appl. No. 11/682,065, mailed Apr. 13, 2009.
Office Action from U.S. Appl. No. 11/682,051, mailed Mar. 17, 2009.

Affiliated with

Also associated with

Rating

Functional DMA performing operation on DMA data and writing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional DMA performing operation on DMA data and writing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional DMA performing operation on DMA data and writing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4063039