Functional clock generation controlled by JTAG extensions

Details Functional clock generation controlled by JTAG extensions Functional clock generation controlled by JTAG extensions

2000-02-15

2004-12-21

Butler, Dennis M. (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C713S600000, C716S030000

Reexamination Certificate

active

06834356

ABSTRACT:

TECHNICAL FIELD
The present invention relates to the problem area of clock generation circuitry, present inside a VLSI module (Chip). This clock generation circuitry needs to have control inputs that are capable of being varied in value, such that the effect that those varying values have on the clocks being generated, may be observed at the chip outputs.
BACKGROUND OF THE INVENTION AND PRIOR ART
The need and application for clock generation is ubiquitous. An exemplary, but not exclusive application can be found in a computing system wherein a processor utilizes a so-called system clock to communicate with external system devices such as DRAM, and synthesizes one or more internal clocks from the system clock to clock so-called functional units within the processor. It should be understood that a computing system is but one of many applications known to one skilled in the art.
By the way of further background, clock generation can be broadly categorized into either phase-locked loop (PLL) circuitry or delay line loop (DLL) circuitry. Pll circuitry generally takes reference signals, such as the system clock, compares it to the feedback signal, and generates an error signal in response thereto. The error signal drives a voltage controlled oscillator which produces an output signal. The output signal is also scaled to generate the feedback signal for comparison with the reference signal. The divisor setting of the divider sets the frequency ratio between the reference and output clock signals.
Although a review of the prior art related to test boundary scans was noted in the prior art, however no specific reference to the use of JTAG extensions, controlled and varied using JTAG design specific registers, was not found in any prior art reference.
SUMMARY OF INVENTION
The present invention relates to the problem area of clock generation circuitry, present inside a VLSI module (Chip). This clock generation circuitry needs to have control inputs that are capable of being varied in value, such that the effect that those varying values have on the clocks being generated, may be observed at the chip outputs. This invention solves the problem defined above by adding circuitry to part of the chip which implements IEEE Standard 1149.1 (IEEE Test Access Port and Boundary Scan Architecture, A.K.A. JTAG). Since JTAG circuitry uses clocking that is required to be independent of any other clocking domains on the chip, the requirement detailed above is met.


REFERENCES:
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4726025 (1988-02-01), Splett et al.
patent: RE33461 (1990-11-01), Splett et al.
patent: 5434804 (1995-07-01), Block et al.
patent: 5668492 (1997-09-01), Pedersen et al.
patent: 5781558 (1998-07-01), Inglis et al.
patent: 5781560 (1998-07-01), Kawano et al.
patent: 5805608 (1998-09-01), Baeg et al.
patent: 5812562 (1998-09-01), Baeg
patent: 5815692 (1998-09-01), McDermmott
patent: 5894548 (1999-04-01), Horie
patent: 5926053 (1999-07-01), McDermmott
patent: 6014752 (2000-01-01), Hao et al.
patent: 6286119 (2001-09-01), Wu et al.
patent: 6321329 (2001-11-01), Jaggar et al.
patent: 6539491 (2003-03-01), Skergan et al.
patent: 6668332 (2003-12-01), McNeil

Affiliated with

Also associated with

Rating

Functional clock generation controlled by JTAG extensions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional clock generation controlled by JTAG extensions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional clock generation controlled by JTAG extensions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3306258