Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-11
2005-10-11
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06954917
ABSTRACT:
A method for forming an application specific integrated circuit, comprises receiving a circuit design for the application specific integrated circuit from a designer; performing an initial place and route layout of the circuit design which leaves a group of buffer modules unused, based upon a partially predesigned integrated circuit, in which the partially predesigned integrated circuit includes a plurality of logic modules and a plurality of buffer modules uniformly distributed amongst the logic modules; evaluating load and timing characteristics for the initial place and route layout of the circuit design; and integrating buffer modules from the group of unused buffer modules into the circuit design, based on the load and timing characteristics evaluated. A gate array, for forming the application specific integrated circuit in accordance with the invention includes a matrix of function blocks capable of being configured to implement combinational, sequential, and memory modes of operation, as well as providing tri-state drivers and buffers in useful numbers.
REFERENCES:
patent: 4516312 (1985-05-01), Tomita
patent: 4706216 (1987-11-01), Carter
patent: 5012427 (1991-04-01), Kuribayashi
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5206184 (1993-04-01), Allen et al.
patent: 5341041 (1994-08-01), El Gamal
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5402356 (1995-03-01), Schaefer et al.
patent: 5416784 (1995-05-01), Johnson
patent: 5451887 (1995-09-01), El-Avat et al.
patent: 5477165 (1995-12-01), ElAyat et al.
patent: 5500608 (1996-03-01), Goetting et al.
patent: 5513190 (1996-04-01), Johnson et al.
patent: 5533032 (1996-07-01), Johnson
patent: 5553001 (1996-09-01), Seidel et al.
patent: 5570041 (1996-10-01), El-Avat et al.
patent: 5648913 (1997-07-01), Bennett et al.
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5831868 (1998-11-01), Beausang et al.
patent: 5903466 (1999-05-01), Beausang et al.
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 6044209 (2000-03-01), Alpert et al.
patent: 6053950 (2000-04-01), Shinagawa
patent: 6131182 (2000-10-01), Beakes et al.
patent: 6230302 (2001-05-01), Gabele et al.
patent: 6253356 (2001-06-01), Kung
patent: 6256604 (2001-07-01), Yabe et al.
patent: 6266803 (2001-07-01), Scherer et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6463574 (2002-10-01), Culetu et al.
patent: 6493854 (2002-12-01), Chowdhury et al.
patent: 6510542 (2003-01-01), Kojima
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6581187 (2003-06-01), Gupta et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6662348 (2003-12-01), Naylor et al.
patent: 6671859 (2003-12-01), Naylor et al.
patent: 6690194 (2004-02-01), How et al.
patent: 6708144 (2004-03-01), Merryman et al.
patent: 6772406 (2004-08-01), Trimberger
patent: 6836877 (2004-12-01), Dupenloup
patent: 2001/0010090 (2001-07-01), Boyle et al.
NB8911211, “Delay Scaling”, IBM Technical Disclosure Bulletin, vol. 32, No. 6B, Nov. 1989, pp. 211-212 (4 pages).
NN940795, “Buffer Pools: Sharing a Common Resource With Guarantees”, IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1994, pp. 95-98 (4 pages).
NN9005253, “Integrated Buffer Management and Query Strategy For Relational Databases”, IBM Technical Disclosure Bulletin, vol. 32, No. 12, May 1990, pp. 253-257 (5 pages).
Cherkauer et al., “Tapered Buffers for Gate Array and Standard Cell Circuits”, 1994 Proceedings of Seventh Annual IEEE ASIC International Conference and Exhibit, Sep. 19, 1994, pp. 96-99.
*Chip Express® Powerpoint Presentation, as downloaded from www.chipexpress.com on Sep. 10, 1996, pp. 1-18.
*Zilinx® The Programmable Logic Data Book. Sep. 1996, pp. 13-14,4294-4295. 4-11-4-17.
El Gamal Abbas
How Dana
Srinivasan Adi
Haynes Beffell & Wolfeld LLP
Kik Phallaka
Lightspeed Semiconductor Corporation
Smith Matthew
Wolfeld Warren S.
LandOfFree
Function block architecture for gate array and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Function block architecture for gate array and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Function block architecture for gate array and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465895