Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-03-30
2000-11-14
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257301, 257302, 257303, 257304, 257305, 257314, 257288, 257330, 257333, 257905, 257 68, H01L 29788, H01L 2976, H01L 27108
Patent
active
061473782
ABSTRACT:
A fully recessed device structure and method for low power applications comprises a trenched floating gate, a trenched control gate and a single wrap around buried drain region. The trenched floating gate and the trenched control gate are formed in a single trench etched into a well junction region in a semiconductor substrate to provide a substantially planar topography. The fully recessed structure further comprises a buried source region, and a buried drain region that are each formed in the well junction region laterally separated by the trench. The upper boundaries of the buried source region and the buried drain region are of approximately the same depth as the top surface of the trenched floating gate. In one embodiment of the present invention the buried drain region has a lower boundary which partially extends laterally underneath the bottom surface of the trench to form a drain junction disposed along portions of the sidewall and bottom of the trench, and the buried source region has a lower boundary which is approximately less than the depth of the trench. In another embodiment of the present invention the buried source region has a lower boundary which partially extends laterally underneath the bottom surface of the trench to form a source junction disposed along portions of the sidewall and bottom of the trench, and the buried drain region has a lower boundary which is approximately less than the depth of the trench. In one embodiment of the present invention, sidewall dopings are formed in the substrate to shield the trenched control gate from the buried source and buried drain regions.
REFERENCES:
patent: Re35810 (1998-05-01), Prall
patent: 4271418 (1981-06-01), Hiltpold
patent: 4835741 (1989-05-01), Baglee
patent: 5146426 (1992-09-01), Mukherjee et al.
patent: 5315142 (1994-05-01), Acovie et al.
patent: 5341342 (1994-08-01), Brahmbhatt
patent: 5429970 (1995-07-01), Hong
patent: 5488244 (1996-01-01), Quek et al.
patent: 5729496 (1998-03-01), Jung
patent: 5770484 (1998-06-01), Kleinhenz
patent: 5801075 (1998-09-01), Gardner et al.
patent: 5854114 (1998-12-01), Li et al.
patent: 5859459 (1999-01-01), Ikeda
patent: 5915180 (1999-06-01), Hara et al.
patent: 5923063 (1999-07-01), Liu et al.
Liu Yowjuang W.
Wollesen Donald L.
Advanced Micro Devices , Inc.
Saadat Mahshid
Warren Matthew
LandOfFree
Fully recessed semiconductor device and method for low power app does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully recessed semiconductor device and method for low power app, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully recessed semiconductor device and method for low power app will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067581