Fully differential CMOS phase-locked loop

Details Fully differential CMOS phase-locked loop Fully differential CMOS phase-locked loop

2001-07-31

2004-04-13

Tse, Young T. (Department: 2634)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S374000, C327S148000, C327S157000, C331S025000

Reexamination Certificate

active

06721380

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates in general to integrated circuits, and in particular to method and circuitry for implementing an improved phase-locked loop (PLL) in complementary metal-oxide-semiconductor (CMOS) technology.
The convergence of various high speed data communication technologies (e.g., Ethernet, fiber channel, IEEE firewire links) into the gigabit domain has focused the efforts of integrated circuit designers on developing high speed circuit techniques for processing broadband signals. Similarly, efforts directed at developing low cost and low power dissipation circuits have been driven by the explosive growth in wireless media for voice and data communications.
A circuit block that is commonly found in voice and data communication applications is a phase-locked loop (PLL). The primary function of the PLL is to maintain a fixed phase relationship between an input (e.g., clock) signal and a reference signal. A PLL designed for a digital application typically includes a phase and/or frequency detector, a charge pump, a loop filter, a voltage controlled oscillator (VCO), and an (optional) divider. The phase detector determines the phase differences between an input signal (i.e., an input data stream or an input clock) and a reference signal derived from the VCO, and generates a detector output signal indicative of the detected phase differences. The charge pump receives the detector output signal and generates a set of phase error signals (e.g., UP and DOWN currents fed into the filter). The loop filter filters the phase error signals to generate a control signal that is then used to adjust the frequency of the VCO such that the phases of the two signals provided to the phase detector are locked. When the phases of the two signals are locked, the respective frequencies of the two signals are exactly the same.
FIG. 1
is a simplified block diagram of a conventional phase locked loop
10
. An input signal is provided to a phase detector
12
that also receives a reference signal from a divider
20
. The input signal can be a clock signal, a data stream, or some other types of signal having phase and/or frequency information to which the phase locked loop can be locked. The reference signal is typically a clock signal used to trigger the phase detector
12
. Phase detector
12
generates an output signal indicative of the timing differences (i.e., the phase differences) between the input signal and the reference signal. The output signal from the phase detector
12
is provided to a charge pump
14
that generates an output signal indicative of the detected phase error between the input and reference signals. In some designs, the charge pump output signal is logic high if the phase of the input signal is early (or late) relative to that of the reference signal, logic low if the phase of the input signal is late (or early) relative to that of the reference signal, and tri-stated for a period of time between clock edges.
The charge pump output signal is provided to a loop filter
16
that filters the signal with a particular transfer characteristic to generate a control signal. The control signal is then provided to, and used to control the frequency of, a voltage-controlled oscillator (VCO)
18
. VCO
18
generates an output clock having a frequency can be adjusted by the control signal at the input of VCO. The output clock is provided to divider
20
that divides the frequency of the output clock by a factor of N to generate the reference signal. Divider
20
is optional and not used when the frequency of the output clock is the same as that of the input signal (i.e., N=1). The control signal adjusts the frequency of VCO
18
such that the frequencies of the two signals provided to phase detector
12
are locked when the phase locked loop
10
is locked.
In typical PLLs, signals are transmitted between components in a non-differential manner. Signals transmitted in this manner, however, are subject to a number of shortcomings. For example, noise from power supply fluctuations and substrate can relatively easily affect the quality of such signals causing jitters and other problems. Hence, it would be desirable to implement the PLL in a fully differential architecture that would significantly reduce jitter and improve overall noise performance.
Furthermore, modern day devices and applications continually demand improved performance criteria including high speed, low power dissipation, and low cost, from their constituent components. To realize and meet such performance criteria, it would be desirable to implement the PLL in low-cost CMOS technology that allows for increased levels of integration.
SUMMARY OF THE INVENTION
The present invention relates specifically to a fully differential phase-locked loop. In one embodiment, the phase-locked loop includes a phase-frequency detector, a Gm cell block, a low pass filter and a voltage controlled oscillator. These various elements of the phase-locked loop are connected to one another in a fully differential manner, i.e., each element has an input and/or an output each having at least a differential signal. In one embodiment, each of these various elements of the phase-locked loop is implemented using high speed current-controlled complementary metal-oxide-semiconductor (C
3
MOS) logic.
Accordingly, in an exemplary embodiment, an improved phase-locked loop is provided including: a detector configured to receive an input signal and a reference signal and to provide a detector output signal indicative of a difference between the input signal and the reference signal; a signal filter coupled to the detector and configured to receive the detector output signal and to provide a control signal; and a voltage controller oscillator coupled to the signal filter and configured to receive the control signal and to provide an oscillator signal which is adjustable based on the control signal, the oscillator signal is fed back to the detector as the reference signal; wherein the detector, the signal filter, and the voltage controller oscillator are connected to one another in a fully differential manner.
Optionally, a transconductance (or Gm) cell circuit is disposed between the detector and the signal filter and configured to provide a current output signal to the signal filter; and a divider circuit is disposed between the voltage controlled oscillator and the detector and configured to provide a divided version of the oscillator signal to the detector.
Accordingly, in another exemplary embodiment, a method for implementing a phase-locked loop having a plurality of components including a detector, a transconductance (or Gm) cell, a signal filter, a voltage controlled oscillator and a divider circuit is provided, comprising: connecting each of the plurality of components to one another in a differential manner; and implementing each of the plurality of components using C
3
MOS logic.
Reference to the remaining portions of the specification, including the drawings and claims, will realize other features and advantages of the present invention. Further features and advantages of the present invention, as well as the structure and operation of various embodiments of the present invention, are described in detail below with respect to accompanying drawings, like reference numbers indicate identical or functionally similar elements.


REFERENCES:
patent: 4030045 (1977-06-01), Clark
patent: 5740213 (1998-04-01), Dreyer
patent: 5831484 (1998-11-01), Lukes et al.
patent: 6011822 (2000-01-01), Dreyer
patent: 6218892 (2001-04-01), Soumyanath et al.
patent: 6292061 (2001-09-01), Qu
patent: 6369626 (2002-04-01), Donnelly et al.

Affiliated with

Also associated with

Rating

Fully differential CMOS phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully differential CMOS phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully differential CMOS phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3272660