Fully connected cache coherent multiprocessing systems

Details Fully connected cache coherent multiprocessing systems Fully connected cache coherent multiprocessing systems

1999-07-08

2003-10-14

Lefkowitz, Sumati (Department: 2833)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S317000, C710S029000, C709S213000, C711S130000

Reexamination Certificate

active

06633945

ABSTRACT:

BACKGROUND
FIGS. 2-11
show point to point cache coherent switch solution for multiprocessor systems that are the subject of copending and coassigned applications.
Depending on the implementation specifics, these designs may be problematic in two respects:
1. Tag SRAM size is expensive
2. Latency is greater than desired
First, SRAM Size Issue:
To support L2 size=4 MB, total 64 GB memory and 64 byte line size
the TAG array entry will be 4 MB/64 Byte=64K entries
the TAG size will be 14 bits
The total TAG array size=14 bits *64K=917,504 bit/per CPU
To support 8-way system, a duplicated TAG array size will be 8*14 bits *64K—about 8M bit SRAM.
8 Mbit SRAM is too large for single silicon integrait even with 0.25 micron CMOS process.
Second, Latency Issue:
Although the switch fabric solutions of
FIGS. 2-11
provide scalability in memory throughput, maximum transaction parallelism, and easy PCB broad routing, the latency for memory read transactions is greater than desired.
Example for Memory Read Transactions:
CPU read transaction will first latched by CCU, CCU format transaction into channel command, CCU will send the transaction through channel, FCU's IIF unit will de-serialize the channel command or data and perform cache coherency operation, then FCU will send the memory read transaction to MCU. MCU will de-serialize the channel command, send the read command to DRAM address bus, MCU read from DRAM data bus, send the data to FCU via channel, FCU will send data to CCU via channel. Finally the data is presented at CPU bus. A transaction for read crosses the channel four times. Each crossing introduces additional latency. What is needed is an SMP architecture with the benefits of the present FCU architecture, but with reduced Tag SRAM size requirements per chip and with reduced latencies.
SUMMARY
Fully connected multiple FCU-based architectures reduce requirements for Tag SRAM size and memory read latencies. A preferred embodiment of a symmetric multiprocessor system includes a switched fabric (switch matrix) for data transfers that provides multiple concurrent buses that enable greatly increased bandwidth between processors and shared memory. A high-speed point-to-point Channel couples command initiators and memory with the switch matrix and with I/O subsystems.


REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4438494 (1984-03-01), Budde et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 5161156 (1992-11-01), Baum et al.
patent: 5271000 (1993-12-01), Engbersen et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5505686 (1996-04-01), Willis et al.
patent: 5511226 (1996-04-01), Zilka
patent: 5513335 (1996-04-01), McClure
patent: 5524234 (1996-06-01), Martinez, Jr. et al.
patent: 5526380 (1996-06-01), Izzard
patent: 5535363 (1996-07-01), Prince
patent: 5537569 (1996-07-01), Masubuchi
patent: 5537575 (1996-07-01), Foley
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5561779 (1996-10-01), Jackson
patent: 5568620 (1996-10-01), Sarangdhar et al.
patent: 5574868 (1996-11-01), Marisetty
patent: 5577204 (1996-11-01), Brewer et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5588131 (1996-12-01), Borrill
patent: 5594886 (1997-01-01), Smith et al.
patent: 5602814 (1997-02-01), Jaquette et al.
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5634043 (1997-05-01), Self et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5644754 (1997-07-01), Weber
patent: 5655100 (1997-08-01), Ebrahim et al.
patent: 5657472 (1997-08-01), Van Loo et al.
patent: 5682516 (1997-10-01), Sarangdhar et al.
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5696910 (1997-12-01), Pawlowski
patent: 5796605 (1998-08-01), Hagersten
patent: 5829034 (1998-10-01), Hagersten et al.
patent: 5895495 (1999-04-01), Arimilli et al.
patent: 5897656 (1999-04-01), Vogt et al.
patent: 5940856 (1999-08-01), Arimilli et al.
patent: 5946709 (1999-08-01), Arimilli et al.
patent: 5978411 (1999-11-01), Kitade et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6065077 (2000-05-01), Fu
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6145007 (2000-11-01), Dokic et al.
patent: 6279084 (2001-08-01), VanDoren et al.
patent: 6289420 (2001-09-01), Cypher
patent: 6292705 (2001-09-01), Wang et al.
patent: 6295581 (2001-09-01), DeRoo
Technical White Paper, Sun TM Enterprise TM 10000 Server, Sun Microsystems, Sep. 1998.
Alan Charlesworth, Starfire: Extending the SMP Envelope, IEEE Micro, Jan./Feb. 1998, pp. 39-49.
Joseph Heinrich, Origin TM and Onyz2 TM Theory of Operations Manual, Document No. 007-3439-002, Silicon Graphics, Inc., 1997.
White Paper, Sequent's NUMA-Q SMP Architecture, Sequent, 1997.
White Paper, Eight-way Multiprocessing, Hewlett-Packard, Nov. 1997.
George White & Pete Vogt, Profusion, a Buffered, Cache-Coherent Crossbar Switch, presented at Hot Interconnects Symposium V, Aug. 1997.
Alan Charlesworth, et al., Gigaplane—XP: Extending the Ultra Enterprise Family, presented at Hot Interconnects Symposium V, Aug. 1997.
James Loudon & Daniel Lenoski, The SGI Origin: A ccNUMA Highly Scalable Server, Silicon Graphics, Inc., presented at the Proc. Of the 24thInt'l Symp. Computer Architecture, Jun. 1997.
Mike Galles, Spider: A High-Speed Network Interconnect, IEEE Micro, Jan./Feb. 1997, pp. 34-39.
T.D. Lovett, R. M. Clapp and R. J. Safranek, Numa-Q: an SCI-based Enterprise Server, Sequent, 1996.
Daniel E. Lenoski & Wolf-Dietrich Weber, Scalable Shared-Memory Multiprocessing, Morgan Kaufmann Publishers, 1995, pp. 143-159.
David B. Gustavson, The Scalable coherent Interface and Related Standards Projects, (as reprinted in Advanced Multimicroprocessor Bus Architectures, Janusz Zalewski, IEEE computer Society Press, 1995, pp. 195-207.).
Kevin Normoyle, et al., UltraSPARC TM Port Architecture, Sun Microsystems, Inc., presented at Hot Interconnects III, Aug. 1995.
Kevin Normoyle, et al., UltraSPARC TM Port Architecture, Sun Microsystems, Inc., presented at Hot Interconnects III, Aug. 1995, UltraSparc Interfaces.
Kai Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, McGraw-Hill, 1993, pp. 355-357.
Jim Handy, The Cache Memory Book, Academic Press, 1993, pp. 161-169.
Angel L. Decegama, Parallel Processing Architectures and VLSI Hardware, vol. 1, Prentice-Hall, 1989, pp. 341-344.

Affiliated with

Also associated with

Rating

Fully connected cache coherent multiprocessing systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully connected cache coherent multiprocessing systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully connected cache coherent multiprocessing systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3143715