Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-12-28
2008-10-28
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S168000
Reexamination Certificate
active
07444479
ABSTRACT:
A memory controller uses a scheme to retire two entries from a replay queue due to a single non-error response. Advantageously, entries in a replay queue may be retired earlier than conventional systems, minimizing the size of the replay queue.
REFERENCES:
patent: 2004/0044857 (2004-03-01), Jeddeloh
patent: 2005/0066137 (2005-03-01), Jeddeloh et al.
patent: 2005/0066141 (2005-03-01), Choi
patent: 2005/0108489 (2005-05-01), Ellis
patent: 2005/0172084 (2005-08-01), Jeddeloh
patent: 2005/0257021 (2005-11-01), James
patent: 2006/0026375 (2006-02-01), Christenson et al.
patent: 2006/0036638 (2006-02-01), Osanai et al.
patent: 2006/0179213 (2006-08-01), Brittain et al.
patent: WO2004/109712 (2004-12-01), None
Intel, “FB-DIMM Draft Specification: Architecture and Protocol,” Revision 0.1, Feb. 13, 2004, p. 1, 2, 61, 62, and 85.
Pending U.S. Appl. No. 11/073,285, filed Mar. 3, 2005, Christenson et al.
Pending U.S. Appl. No. 11/240,111, filed Sep. 30, 2005, Alexander et al.
Pending U.S. Appl. No. 11/240,823, filed Sep. 30, 2005, Alexander et al.
Pending U.S. Appl. No. 11/165,693, filed Jun. 24, 2005, Alexander et al.
Infineon Technologies, Intel Dual-Channel DDR Memory Architecture White Paper; Rev. 1.0, Sep. 2003; 14 pages.
FB-DIMM Draft Specification: Architecture and Protocol, JEDEC Standard No. xx-x, Nov. 2, 2006, pp. 1-116 and appendices, Revision No. 0.1, published in U.S. Appl. No. 11/120,913.
FB-DIMM Draft Specification: Architecture and Protocol, JEDEC Standard No. xx-x, Nov. 2, 2006, pp. 1-116 and appendices, Revision No. 0.1a, Included JEDEC Ballot Comments, published in U.S. Appl. No. 11/120,913.
Agarwal Rajat
Alexander James W.
Cheng Kai
Christenson Bruce A.
Kim Matt
Marger & Johnson & McCollom, P.C.
Schnee Hal
LandOfFree
Fully buffered DIMM read data substitution for write... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully buffered DIMM read data substitution for write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully buffered DIMM read data substitution for write... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3994244