Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2011-03-01
2011-03-01
Lane, Jack A (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S006000, C718S104000
Reexamination Certificate
active
07900016
ABSTRACT:
An addressing model is provided where all resources, including memory and devices, are addressed with internet protocol (IP) addresses. A task, such as an application, may be assigned a range of IP addresses rather than an effective address range. Thus, a processing element, such as an I/O adapter or even a printer, for example, may also be addressed using IP addresses without the need for library calls, device drivers, pinning memory, and so forth. This addressing model also provides full virtualization of resources across an IP interconnect, allowing a process to access an I/O device across a network.
REFERENCES:
patent: 5838921 (1998-11-01), Speeter
patent: 6457068 (2002-09-01), Nayyar et al.
patent: 6587469 (2003-07-01), Bragg
patent: 6717943 (2004-04-01), Schwering
patent: 6965599 (2005-11-01), Sakurai et al.
patent: 6968398 (2005-11-01), Davis et al.
patent: 6996631 (2006-02-01), Aiken, Jr. et al.
patent: 7120697 (2006-10-01), Aiken et al.
patent: 7191240 (2007-03-01), Johnson
patent: 7231662 (2007-06-01), Wissenbach
patent: 7260648 (2007-08-01), Tingley et al.
patent: 7299266 (2007-11-01), Boyd et al.
patent: 7502884 (2009-03-01), Shah et al.
patent: 7607011 (2009-10-01), Johnson et al.
patent: 2001/0037435 (2001-11-01), Van Doren
patent: 2002/0129274 (2002-09-01), Baskey et al.
patent: 2003/0140193 (2003-07-01), Acharya et al.
patent: 2004/0044744 (2004-03-01), Grosner et al.
patent: 2004/0103225 (2004-05-01), McAlpine et al.
patent: 2004/0246991 (2004-12-01), Tsuzuki et al.
patent: 2005/0010386 (2005-01-01), Tharp et al.
patent: 2005/0044301 (2005-02-01), Vasilevsky et al.
patent: 2005/0273571 (2005-12-01), Lyon et al.
patent: 2006/0064698 (2006-03-01), Miller et al.
patent: 2006/0070069 (2006-03-01), Aguilar et al.
patent: 2007/0106874 (2007-05-01), Pan et al.
patent: 2007/0230477 (2007-10-01), Worley
patent: 2009/0092137 (2009-04-01), Haigh et al.
patent: 2009/0177848 (2009-07-01), Mosek et al.
patent: 2009/0198953 (2009-08-01), Arimilli et al.
patent: 2009/0276604 (2009-11-01), Baird et al.
patent: 2009/0328193 (2009-12-01), Moore et al.
Resource Virtualization Renaissance; Figueiredo et al.; IEEE Computer, vol. 38, No. 5; May 2005.
The POWER4 Processor Introduction and Tuning Guide; Behling et al.; IBM; Nov. 2001.
Virtual Distributed Environments in a Shared Infrastructure; Ruth et al.; IEEE Computer, vol. 38, No. 5; May 2005.
Buddhikot, Milind et al., “MobileNAT: A New Technique for Mobility Across Heterogeneous Address Spaces”, WMASH'03, San Diego, California, Sep. 19, 2003, pp. 75-84.
Buddhikot, Milind et al., “MobileNAT: A New Technique for Mobility Across Heterogeneous Address Spaces”, ACM MONET Journal, vol. 10, No. 3, Mar. 2005, pp. 289-302.
U.S. Appl. No. 12/024,773, Image File Wrapper printed Sep. 16, 2010, 2 pages.
Ludvig, Michael, “Page Translation”, Definition of Page Translation; downloaded from the Internet on May 27, 2010, http://www.logix.cz/michal/doc/i386/chp05-02.htm, 5 pages.
Notice of Allowance mailed Nov. 3, 2010 for U.S. Appl. No. 12/024,773, 6 pages.
Arimilli Ravi K.
Basso Claude
Calvignac Jean L.
Chaudhary Piyush
Seminaro Edward J.
Gerhardt Diana R.
International Business Machines - Corporation
Lane Jack A
Tkacs Stephen R.
Walder, Jr. Stephen J.
LandOfFree
Full virtualization of resources across an IP interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full virtualization of resources across an IP interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full virtualization of resources across an IP interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2638898