Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
1999-09-24
2003-01-28
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C370S431000, C370S464000
Reexamination Certificate
active
06513127
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to frequency detectors generally and, more particularly, to a frequency difference detector with a programmable number of channels.
BACKGROUND OF THE INVENTION
Conventional frequency difference detectors have a fixed number of channels. For multi-channel applications, one or more channels can be powered down. If a particular channel is powered down, there is no need to evaluate the powered down channel. An example of a conventional multi-channel frequency difference detector may be found in co-pending U.S. application Ser. No. 09/047,595, now U.S. Pat. No. 5,952,888, which is incorporated by reference in its entirety.
Conventional frequency difference detectors typically rely on ripple counters, which are slow and not easily scaled to high speed operation (e.g., 1-3 Gigabits/s data rates). Conventional frequency difference detectors lack (i) an output for further synchronous processing and (ii) a test clock input. In addition, with a Block Based Design Methodology (BBDM) it is preferable that the same frequency difference detector (FDD) be implemented on multiple end products without modification. Such an implementation is inefficient with conventional approaches. Commercial products may have a different numbers of channels (e.g., one channel may be needed for a single channel device, and four channels may be needed for a quad channel device, etc.).
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit configured to present one or more control indication signals in response to (i) one or more select signals, (ii) one or more clock signals and (iii) one or more divider control signals. The first circuit may be configured to select an active channel from a plurality of channels in response to the one or more select signals.
The objects, features and advantages of the present invention include providing a frequency difference detector that may (i) have a user programmable channel count mechanism, (ii) have a timing pulse generation sub-block, (iii) be implemented with polynomial counters including trap and overrange circuitry optimized for polynomial counters, (iv) have an output OOLICLK, and/or (v) have a test clock input.
REFERENCES:
patent: 4161695 (1979-07-01), Kakigi
patent: 5062105 (1991-10-01), McKnight et al.
patent: 5552838 (1996-09-01), Suizu
patent: 5606290 (1997-02-01), Pang
patent: 5952888 (1999-09-01), Scott
patent: 6006078 (1999-12-01), Yamammoto et al.
patent: 402071609 (1990-03-01), None
3.3V Quad SONET Transceiver, CY7B9514V, Cypress Semiconductor Corporation, Sep. 8, 1998, pp. 1-13.
Michael Duffy, “Frequency Difference Detector With Hysteresis”, Ser. No. 09/015,989, Filed Jan. 30, 1998.
Duffy Michael L.
Jones James H.
Cypress Semiconductor Corp.
Lee Thomas
Maiorana P.C. Christopher P.
Patel Nitin
LandOfFree
Frequency difference detector with programmable channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency difference detector with programmable channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency difference detector with programmable channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3055140