Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-10-02
2007-10-02
Payne, David C. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000, C375S371000, C375S373000
Reexamination Certificate
active
10725763
ABSTRACT:
In one embodiment, a system for frequency and phase correction in a phase-locked loop (PLL) includes a phase frequency detector, first and second charge pumps respectively generating a first current and a voltage, a voltage-to-current (V2I) converter, a current summer, and a current-controlled oscillator (CCO). The phase frequency detector detects a frequency difference and a phase difference between a clock signal and a comparison signal, communicates the frequency difference to a first charge pump generating a first current, and communicates the phase difference to a second charge pump generating a voltage. The comparison signal is derived from an output signal of the PLL. The first charge pump modifies the first current according to the frequency difference and communicates the first current to the current summer. The second charge pump modifies the voltage according to the phase difference and communicates the voltage to the V2I converter. The V2I converter generates a second current corresponding to the voltage and communicates the second current to the current summer. The current summer combines the first and second currents with each other to generate a control current for the CCO and communicates the control current to the CCO. The CCO generates one or more oscillating signals according to the first and second currents. A frequency of an oscillating signal from the CCO changes in response to the modification of the first current, and a phase of the oscillating signal changes in response to the modification of the second current.
REFERENCES:
patent: 5036294 (1991-07-01), McCaslin
patent: 5180993 (1993-01-01), Dent
patent: 5491439 (1996-02-01), Kelkar et al.
patent: 5818304 (1998-10-01), Hogeboom
patent: 6256362 (2001-07-01), Goldman
patent: 6947514 (2005-09-01), Kato et al.
patent: 2001/0015677 (2001-08-01), Choi
patent: 2002/0145473 (2002-10-01), Masenas et al.
patent: 2002/0175768 (2002-11-01), Masenas et al.
patent: 2003/0020642 (2003-01-01), Ely et al.
patent: 2003/0091127 (2003-05-01), Jensen et al.
patent: 2003/0098746 (2003-05-01), Aikawa et al.
patent: 2003/0168662 (2003-09-01), Pandey
Jennings Richard E.
Raha Prasun K.
Viswanathan T. Lakshmi
Brady W. James
File Erin M.
Payne David C.
Stewart Alan K.
Telecky , Jr. Frederick J.
LandOfFree
Frequency and phase correction in a phase-locked loop (PLL) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency and phase correction in a phase-locked loop (PLL), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency and phase correction in a phase-locked loop (PLL) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3895403