Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-11-14
2000-09-05
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
H03D 324
Patent
active
061154393
ABSTRACT:
A clock multiplier (40) comprises a digital phase lock loop circuit having a single variable delay stage (44) for generating high and low phases for the output clocks. The variable delay stage (44) includes a commutator 64 which chooses between the signal propagating on first and second delay paths (52 and 54). The delay on the delay paths can be incrementally adjusted using capacitors (58 and 61) selectively enabled between the path and ground. If the variable delay is insufficient to lock the output to the reference clock, a prescaler (72) automatically divides the output as needed. A stutter mode prevents short pulses, caused by a transition of the reference clock arriving shortly after the transition of the output clock to a low state, from being passed to the clock multiplying circuitry. The clock multiplier (40) may use a free running mode after lock is obtained, where adjustments are made relative to the degree of difference between the output clock and the reference clock.
REFERENCES:
patent: 4930142 (1990-05-01), Whiting et al.
patent: 5036294 (1991-07-01), McCaslin
patent: 5327031 (1994-07-01), Marbot et al.
patent: 5450452 (1995-09-01), Kakuishi et al.
patent: 5457718 (1995-10-01), Anderson et al.
patent: 5544203 (1996-08-01), Casasanta
patent: 5546434 (1996-08-01), Kalafatis
patent: 5557648 (1996-09-01), Ishihara
patent: 5574756 (1996-11-01), Jeong
"A Portable Clock Multiplier Generator using Digital CMOS Standard Cells," Combes, M, Dioury, K. and Greiner, A. (undated).
"These de Doctorat de l'Universite Pierre et Marie Curie (Paris 6)", Combes, M (Dec. 12, 1994).
A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells, by Michel Combes, Karim Dioury and Alain Greiner.
Andresen Bernhard H.
Schenck Stephen R.
Brady Wade J.
Chin Stephen
McKiernan Thomas E
Neerings Ronald O.
Telecky Jr. Frederick J.
LandOfFree
Free running digital phase lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Free running digital phase lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Free running digital phase lock loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2220497