Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2007-01-02
2007-01-02
Fleming, Fritz (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S052000, C710S057000
Reexamination Certificate
active
10668550
ABSTRACT:
According to some embodiments, systems an apparatuses may have a communication path to exchange information packets. A processor may process information packets. A buffer pool cache local to the processor may store free buffer handles for information packets when the buffer pool cache local to the processor is not full. A non-local memory may store the free buffer handles for information packets when the buffer pool cache local to the processor is full.
REFERENCES:
patent: 4700185 (1987-10-01), Balph et al.
patent: 5610905 (1997-03-01), Murthy et al.
patent: 5751951 (1998-05-01), Osborne et al.
patent: 5781801 (1998-07-01), Flanagan et al.
patent: 6055558 (2000-04-01), Lin et al.
patent: 6081844 (2000-06-01), Nowatzyk et al.
patent: 6918005 (2005-07-01), Marchant et al.
patent: 2002/0174316 (2002-11-01), Dale et al.
patent: 2002/0176430 (2002-11-01), Sangha et al.
patent: 2004/0131055 (2004-07-01), Calderon et al.
patent: 2004/0218631 (2004-11-01), Ganfield
Chandra Prashant R.
Kumar Alok
Naik Uday
Varde Ameya S.
Buckley Maschoff & Talwalkar LLC
Fleming Fritz
Intel Corporation
Martinez David
LandOfFree
Free packet buffer allocation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Free packet buffer allocation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Free packet buffer allocation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3734996