Framework for hierarchical VLSI design

Details Framework for hierarchical VLSI design Framework for hierarchical VLSI design

2006-08-08

2006-08-08

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07089511

ABSTRACT:
A method for hierarchical very large scale integration design comprises representing a structure of the hierarchical very large scale integrated design as a graph comprising design objects. The method further comprises specifying a transformation behavior applied to the design objects, and processing, top-down, the graph to perform the transformation on the hierarchical very large scale integrated design.

REFERENCES:
patent: 5481473 (1996-01-01), Kim et al.
patent: 5519628 (1996-05-01), Russell et al.
patent: 5696693 (1997-12-01), Aubel et al.
patent: 6263480 (2001-07-01), Bartels et al.
patent: 6275974 (2001-08-01), Bartels et al.
patent: 6473881 (2002-10-01), Lehner et al.
patent: 6505323 (2003-01-01), Lipton et al.
patent: 2004/0010759 (2004-01-01), Kale et al.
patent: 2004/0123260 (2004-06-01), Teig et al.

Affiliated with

Also associated with

Rating

Framework for hierarchical VLSI design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Framework for hierarchical VLSI design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Framework for hierarchical VLSI design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3713159