Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1996-02-15
1999-11-09
Le, Dieu-Minh T.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714712, 370509, 370510, 370512, G06F 1100
Patent
active
059833653
ABSTRACT:
To test the processing of a data frame processing unit (FPU) which, in a normal working mode, processes input data frames applied to a data frame input (FI) thereof, the data frame processing unit (FPU) is brought in a test mode. Therefore, an active test signal is applied to a test mode control input (TCI) of this data frame processing unit (FPU). When brought in the test mode, the frame counters of the data frame processing unit (FPU) have lower limits and test data frames with smaller dimensions than the input data frames applied to the data frame input (FI).
REFERENCES:
patent: 5251204 (1993-10-01), Izawa et al.
patent: 5331630 (1994-07-01), Fujita et al.
patent: 5383196 (1995-01-01), Morton
patent: 5414707 (1995-05-01), Johnston et al.
patent: 5430659 (1995-07-01), Miller
patent: 5455832 (1995-10-01), Bowmaster
patent: 5572515 (1996-11-01), Williamson et al.
Toshiharu Sugawara; Method for Automatic Detection of 2 Typical Problems in TCP/IP-based Internetworking; Journal; vol. 91, No. 17 (DPS-49), 1991.
Robe et al; A Sonet STS-3C User Network Interface Integrated Circuit; IEEE Journal, vol. 9, No. 5; Jun. 1991, pp. 732-740.
Cariolaro et al; Signal Theory for SONET STM-1; SBT/IEEE Conference; Sep. 3-6, 1990; pp. 26-32.
Sholanoler et al; Methodology & Results of Synchronous Digital Hierarchy Network Payload Jitter Simulation; Simulation V.64. No. 1 Jan. 1995; pp. 34-41.
Nakajima; SONET: Progess Report from Japan; Telecommunications; V24; N8; Aug. 1990; pp. 58-61.
"A Broadband ISDN line termination chip set for 1.2 Gbit/s" by Meylemans, et al. published in 1993 int he USA by IEEE. pp. 1-5, with Figures.
CCITT Recommendation G. 709, published in 1991, "Synchronous Multiplexing Structure", pp. 1-31. -General Aspects of Digital Transmission Systems: Terminal Equipments.
David Johan
Moerman Erik
Van de Pol Daniel Frans Jozefina
Van Tetering Johannes Anthonius Maria
ALCATEL N.V.
Le Dieu-Minh T.
LandOfFree
Frame processing unit with test mode, line termination module in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frame processing unit with test mode, line termination module in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame processing unit with test mode, line termination module in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470621