Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-11-26
1999-12-14
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 38, 326 39, H03K 19177
Patent
active
06002268&
ABSTRACT:
An interface circuit for use in the layout of padframe interface circuits for field programmable gate arrays having a plurality of I/O cells each of which may be programmed as an input or an output (or both) and a programmable connection matrix which provide programmable pathways between the data output signals generated by the core array of logic blocks and I/O cells programmed as outputs and provide programmable pathways between I/O cells programmed as inputs and data input conductors going into the core array. The interface circuits are all substantially identical in structure, and each includes a sufficient number of power and ground connections to supply adequate current to the number of I/O cells the interface has. Each interface circuit also includes at least one and preferably two open spaces into which conductive paths may be laid out to carry power to the core array or carry dedicated signals to circuits other than the core which also reside on the integrated circuit. Because of the substantially identical structure of each interface and the preservation of ratios between I/O cells, power and ground connections and open slots, larger or smaller core arrays may be accommodated by cutting and pasting additional interface circuits into the layout thereby substantially decreasing design, placement and layout time and time to market for introduction of new FPGAs in a family with larger core arrays. The regular repeatable structure of RIU's simplifies software development for products within the family and as such contributes to faster "time to market".
REFERENCES:
patent: 3638131 (1972-01-01), Sarkissian
patent: 4214213 (1980-07-01), Ferrie
patent: 4517476 (1985-05-01), Barre
patent: 4611130 (1986-09-01), Swanson
patent: 4724339 (1988-02-01), Ishida
patent: 4812684 (1989-03-01), Yamagiwa
patent: 4926069 (1990-05-01), Yamazaki
patent: 4963767 (1990-10-01), Sinh
patent: 4987319 (1991-01-01), Kawana
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5027011 (1991-06-01), Steele
patent: 5043602 (1991-08-01), Flannagan
patent: 5045725 (1991-09-01), Sasaki
patent: 5045804 (1991-09-01), Sugawara et al.
patent: 5063310 (1991-11-01), Shinozaki
patent: 5066877 (1991-11-01), Hamano et al.
patent: 5172330 (1992-12-01), Watanabe et al.
patent: 5196733 (1993-03-01), Shin
patent: 5220213 (1993-06-01), Chan et al.
patent: 5289048 (1994-02-01), Ishihara
patent: 5298810 (1994-03-01), Scott et al.
patent: 5309036 (1994-05-01), Yang et al.
patent: 5317210 (1994-05-01), Patel
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5355035 (1994-10-01), Vora et al.
patent: 5426383 (1995-06-01), Kumar
patent: 5497108 (1996-03-01), Menon et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5512765 (1996-04-01), Gaverick
patent: 5543640 (1996-08-01), Sutherland et al.
patent: 5552721 (1996-09-01), Gould
patent: 5614844 (1997-03-01), Sasaki et al.
patent: 5631578 (1997-05-01), Clinton et al.
patent: 5654665 (1997-08-01), Menon et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5692147 (1997-11-01), Larsen et al.
patent: 5786710 (1998-07-01), Graf
Sasaki Paul Takao
Vora Madhukar
West Burnell G
Chang Daniel D.
DynaChip Corporation
Fish Ronald C.
Tokar Michael
LandOfFree
FPGA with conductors segmented by active repeaters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA with conductors segmented by active repeaters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA with conductors segmented by active repeaters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-866825