FPGA structure having main, column and sector clock lines

Details FPGA structure having main, column and sector clock lines FPGA structure having main, column and sector clock lines

1998-05-13

2000-12-26

Teska, Kevin J.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 17, 326 41, G06F 1750, H03K 17693

Patent

active

061675598

ABSTRACT:
A field programmable gate array with a matrix of rows and columns of programmable logic cells interconnectable to each other by a network of local and express bus lines and to I/O pads at the perimeter of the logic cell matrix and bus network, is characterized by having a set of clock lines which include main clock lines, column clock lines, and sector clock lines. Each of the main clock lines receives a different clock signal. Each of the column clock lines is associated with a particular column of logic cells of the matrix. Each column clock line is selectively connectable to any one of the main clock lines to receive a selected clock signal. Each of the sector clock lines is connected to a subset of the logic cells in a column. The column clock lines are selective connectable to the logic cells in this respective associated columns by means of the sector clock lines that are connectable to the column clock lines. A circuit for selectively inverting clock signals may be located along each sector clock line.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4700187 (1987-10-01), Furtek
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 5019736 (1991-05-01), Furtek
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5224056 (1993-06-01), Chene et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5253363 (1993-10-01), Hyman
patent: 5254886 (1993-10-01), El-Ayat et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5295090 (1994-03-01), Hsieh et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5302865 (1994-04-01), Steele et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5317698 (1994-05-01), Chan
patent: 5336950 (1994-08-01), Popli et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5349250 (1994-09-01), New
patent: 5352940 (1994-10-01), Watson
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5377123 (1994-12-01), Hyman
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5386156 (1995-01-01), Britton et al.
patent: 5408434 (1995-04-01), Stansfield
patent: 5414377 (1995-05-01), Freidin
patent: 5424589 (1995-06-01), Dobbelaere et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5426379 (1995-06-01), Trimberger
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5442306 (1995-08-01), Woo
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457409 (1995-10-01), Agrawal et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5692147 (1997-11-01), Larsen et al.
patent: 5712579 (1998-01-01), Duong et al.
patent: 5732246 (1998-03-01), Gould et al.
Atmel, Field Programmable Gate Arrays, AT6000 Series, pp. 1-20.
Altera, FLEX 8000 Programmable Logic Device Family, Data Sheet, Mar. 1996, ver. 6, pp. 37-56.
Altera, FLEX 10K Embedded Programmable Logic Family, Data Sheet, Jul. 1995, ver. 1, pp. 1-54.
Xilinx, XC4000 Series Field Programmable Gate Arrays, Advanced Product Information, Feb. 2, 1996, (Version 0.91), pp. 1-112.
Xilinx, XC5200 Logic Cell Array Family, Preliminary Product Description, Oct. 1995 (Version 3.0), pp. 1-30.
Xilinx, A Technical Overview For the First-Time User, FPGA Product Description and Specifications, pp. 2-1 to 2-103.
Xilinx, XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families, FPGA Product Description and Specifications, pp. 105-195.
Keiichi Kawana et al., "An Efficient Logic Block Interconnect Architecture for User-Programmable Gate Array" Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, cat. No. 90CH2860-5, pp. 31.3.1-31.3.4 (May 1990).

Affiliated with

Also associated with

Rating

FPGA structure having main, column and sector clock lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA structure having main, column and sector clock lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA structure having main, column and sector clock lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1007113