Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-10-16
2007-10-16
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S040000, C326S046000
Reexamination Certificate
active
11162997
ABSTRACT:
A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.
REFERENCES:
patent: 5705938 (1998-01-01), Kean
patent: 5847993 (1998-12-01), Dejenfelt
patent: 6144580 (2000-11-01), Murray
patent: RE37195 (2001-05-01), Kean
patent: 6297989 (2001-10-01), Cloud et al.
patent: 6356637 (2002-03-01), Garnett
patent: 6496971 (2002-12-01), Lesea et al.
patent: 6630838 (2003-10-01), Wong
patent: 6631520 (2003-10-01), Theron et al.
patent: 6662302 (2003-12-01), Garey
patent: 7000165 (2006-02-01), Asson et al.
patent: 2002/0015322 (2002-02-01), Cloud et al.
patent: 2003/0200418 (2003-10-01), DeHon et al.
Goodnow Kenneth J.
Ogilvie Clarence R.
Reynolds Christopher B.
Smith Jack R.
Ventrone Sebastian T.
Hoffman Warnick & D'Alessandro LLC
LeStrange Michael J.
Tran Anh Q.
LandOfFree
FPGA powerup to known functional state does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA powerup to known functional state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA powerup to known functional state will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3902561