FPGA having logic cells configured by SRAM memory cells and inte

Details FPGA having logic cells configured by SRAM memory cells and inte FPGA having logic cells configured by SRAM memory cells and inte

1996-06-03

1998-04-28

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

057449791

ABSTRACT:
An FPGA combines antifuse and static memory cell programing technologies. Static memory cells determine the functions of the FPGA logic cells. Antifuses establish routing through the interconnect structure. Associated with each logic cell are configuration control units which store configuration information which configures the cell during normal operation. Each configuration control unit includes an SRAM memory cell. For each input terminal of a logic cell an SRAM configuration control unit selects whether an input signal is inverted or not. Other SRAM cells control whether a signal is cascaded into the logic cell from an adjacent cell, whether the cell operates as a combinational element or a latch, and whether the cell performs NOR or NAND functions. In a preferred embodiment, the configuration control units are used for three purposes: first for applying programing voltages to antifuses in the interconnect structure, second for storing configuration information which configures the cell during normal operation, and third for allowing a user to capture the status of all signals on interconnect lines and shift these out of the chip to be examined by the user.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3983479 (1976-09-01), Lee et al.
patent: 3987286 (1976-10-01), Muehldorf
patent: 3995215 (1976-11-01), Chu et al.
patent: 4144493 (1979-03-01), Lee et al.
patent: 4157480 (1979-06-01), Edwards
patent: 4281449 (1981-08-01), Ports et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4612459 (1986-09-01), Pollachek
patent: 4628217 (1986-12-01), Berndt
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4714875 (1987-12-01), Bailey et al.
patent: 4725773 (1988-02-01), Lieneweg
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4758985 (1988-07-01), Carter
patent: 4761570 (1988-08-01), Williams
patent: 4786824 (1988-11-01), Masuda
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4801869 (1989-01-01), Sprogis
patent: 4821233 (1989-04-01), Hsieh
patent: 4849653 (1989-07-01), Imai et al.
patent: 4872137 (1989-10-01), Jennings
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4894605 (1990-01-01), Ringleb et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4918377 (1990-04-01), Buehler et al.
patent: 4933575 (1990-06-01), Aso
patent: 4982113 (1991-01-01), Jinbo
patent: 5019736 (1991-05-01), Furtek
patent: 5028821 (1991-07-01), Kaplinsky
patent: 5059897 (1991-10-01), Aton et al.
patent: 5068549 (1991-11-01), Iwasaki
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5095523 (1992-03-01), Delaruelle et al.
patent: 5107137 (1992-04-01), Kinugasa et al.
patent: 5107146 (1992-04-01), El Ayat
patent: 5117124 (1992-05-01), Dicke
patent: 5121006 (1992-06-01), Pedersen
patent: 5144158 (1992-09-01), Kanai et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151621 (1992-09-01), Goto
patent: 5155389 (1992-10-01), Furtek
patent: 5191243 (1993-03-01), Shen et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5208530 (1993-05-01), El-Ayat et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5319254 (1994-06-01), Goetting
patent: 5331226 (1994-07-01), Goetting
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5500608 (1996-03-01), Goetting et al.
patent: B14758745 (1994-11-01), Elgamal et al.
patent: B14912348 (1993-01-01), Maki et al.
Birkner, J.; Chan, A.; H.T.; Chao, A.; Gordon, K.; Kleinman, B.; Kolze, P. and Wong, R.; "A Very High-Speed Field Programmable Gate Array Using Metal-to-Metal Antifuse Programmable Elements", QuickLogic Corporation, IEEE 1991 Custom Integrated Circuits Conference, May 12, 1991.
Kawana, K. et al., Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, "An Efficient Logic Block for User--Reprogrammable Gate Array", pp. 31.3.1-31.3.4, May 13-16, 1990 IEEE, New York.
Agarwala, M. et al., Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, "Application Specific Logic Module Architecture for FPGAs", pp. 4.1.1-4.1.4, May 3-6 1992, IEEE, New York.
Haas, P., "SR Latch Design Minimizes Macrocells", EDN Electrical Design News, vol. 33, No. 19, Newton, Massachusetts, p. 240, Sep. 15, 1988.
Palley, L. S., "New Features in EPLDs Address Application Specific Problems", Electro, vol. 13, Los Angeles, CA, pp. 23/5/1-23/5/7, May 1988.
Hsieh, H.-C. et al., "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, Boston, MA, pp. 31.2.1-31.2.7, May 13, 1990.
Kopec, S., et al., "Check List Helps You Avoid Trouble with PLD Designs", EDN Electrical Design News, vol. 33, No. 24, Newton, MA, pp. 153-162, Nov. 24, 1988.
Agrawal, O. P., "AMD's MACH Family Breaks PLD Speed and Density Barrier", IRE Wescon Convention Record, vol. 34, North Hollywood, pp. 328-334, Nov. 1990.
Wakerly, J. F., "Digital Design Principles and Practices", Prentice Hall, Englewood Cliffs, New Jersey, pp. 414-415, 1990.
Smith, D. E. et al., "Regain Lost I/O Ports with Erasable PLDs", Electronic Design, vol. 35, No. 7, Hasbrouck Heights, New Jersey, pp. 151-154, 156, Mar. 19, 1987.
Cordell, R., "A 45-Mbit/s CMOS VLSI Digital Phase Aligner", IEEE Journal of Solid-State Circuits, vol. 23, No. 2, New York, pp. 323-328, Apr. 1988.
P.C. Arnett, D.F. Heidel and D.J. Herrell, "Shorting Chip", IBM Technical Disclosure Bulletin, vol. 26, No. 12, pp. 6404-6405, May 1984.
"Method of Testing Global Wires Used in Wafer Scale Integration", IBM Technical Disclosure Bulletin, vol. 28, No. 12, pp. 5237-5238.
Abbas El Gamal, Jonathan Greene, Justin Teyneri, Eric Rogoyski, Khaled A. El-Ayat and Amr Mohsen, "An Architecture for Electrically Configurable Gate Arrays", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.

Affiliated with

Also associated with

Rating

FPGA having logic cells configured by SRAM memory cells and inte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA having logic cells configured by SRAM memory cells and inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA having logic cells configured by SRAM memory cells and inte will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1535823