Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-11-21
2006-11-21
Nguyen, Linh V. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
07138828
ABSTRACT:
An FPGA includes a programmable interconnect structure in which the interconnect resources are divided into two groups. A first subset of the interconnect resources are optimized for high speed. A second subset of the interconnect resources are optimized for low power consumption. In some embodiments, the transistors of the first and second subsets have different threshold voltages. Transistors in the first subset, being optimized for speed, have a lower threshold voltage than transistors in the second subset, which are optimized for low power consumption. The difference in threshold voltages can be accomplished by using different doping levels, wells biased to different voltage levels, or using other well-known means. In some embodiments, the first subset of the interconnect resources includes buffers coupled to a higher voltage level than the second subset. In some embodiments, the first subset includes buffers manufactured using larger transistors than those in the second subset.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5504440 (1996-04-01), Sasaki
patent: 5612636 (1997-03-01), Ko
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5787011 (1998-07-01), Ko
patent: 5808479 (1998-09-01), Sasaki et al.
patent: 5811985 (1998-09-01), Trimberger et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5880598 (1999-03-01), Duong
patent: 5880967 (1999-03-01), Jyu et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5914616 (1999-06-01), Young et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6163168 (2000-12-01), Nguyen et al.
patent: 6178542 (2001-01-01), Dave
patent: 6269458 (2001-07-01), Jeter et al.
patent: 6272668 (2001-08-01), Teene
patent: 6348813 (2002-02-01), Agrawal et al.
patent: 6362649 (2002-03-01), McGowan
patent: 6448808 (2002-09-01), Young et al.
patent: 6505322 (2003-01-01), Yamashita et al.
patent: 6539536 (2003-03-01), Singh et al.
patent: 6583645 (2003-06-01), Bennett et al.
patent: 6590419 (2003-07-01), Betz et al.
patent: 6621325 (2003-09-01), Gitlin et al.
patent: 6721924 (2004-04-01), Patra et al.
patent: 6950998 (2005-09-01), Tuan
patent: 2001/0048319 (2001-12-01), Miyazaki et al.
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: WO 00/52826 (2000-09-01), None
patent: WO 01/28097 (2001-04-01), None
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Michael Hutton, et al.; “Interconnect Enhancements for a High-Speed PLD Architecture”; Feb. 24-26, 2002; available from Altera Corporation, 101 Innovation Drive, San Jose, California 95134; 8 pages.
Vaughn Betz et al.; “FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density”; ACM/SIGDA International Symposium on Field Programmable Gate Arrays; FPGA 99; Feb. 21-23, 1999; pp. 59-68.
Ping-Tsung Wang et al.; “A Hierarchical Interconnection Structure for Field-Programmable Gate Arrays”; Institute of Electrical and Electronics Engineers; Proceedings of the Region Ten Conference; Oct. 19-21, 1993; vol. 3; pp. 557-560.
Ivo Dobbelaere et al.; “Regenerative Feedback Repeaters for Programmable Interconnections”; IEEE Journal of Solid-State Circuits, IEEE Inc.; vol. 30, No. 11; Nov. 1, 1995; pp. 1246-1253.
Cartier Lois D.
Nguyen Linh V.
Xilinx , Inc.
LandOfFree
FPGA architecture with mixed interconnect resources... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA architecture with mixed interconnect resources..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA architecture with mixed interconnect resources... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633615