Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1999-06-01
2000-11-07
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, 326 40, 326 39, 326 38, 326 37, H01L 2800, G06F 738
Patent
active
061442208
ABSTRACT:
A structure in which blocks of random access memory, or RAM, are integrated with FPGA configurable logic blocks. Routing lines which access configurable logic blocks also access address, data, and control lines in the RAM blocks. Thus, the logic blocks of the FPGA can use these routing lines to access portions of RAM. According to the invention, a decoder which enables dedicated RAM is configurable to respond in many different ways to decoder input signals. The decoder can be programmed to be enabled by any combination of decoder input signals and can be programmed to ignore any number of decoder input signals. The ability to ignore input signals is important in FPGAs because it saves having to route a disabling signal to an unused decoder input terminal. The decoder can also be programmed to be disabled regardless of decoder input signals. The decoder can be programmed to treat a set of input signals as an address, and can invert or not invert the address.
REFERENCES:
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5517135 (1996-05-01), Young
patent: 5636368 (1997-06-01), Harrison et al.
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5804986 (1998-09-01), Jones
patent: 5894565 (1999-04-01), Furtek et al.
patent: 6049223 (2000-04-01), Lytle et al.
Hoffman E. Eric
Tan Vibol
Tokar Michael
Xilinx , Inc.
Young Edel M.
LandOfFree
FPGA Architecture using multiplexers that incorporate a logic ga does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA Architecture using multiplexers that incorporate a logic ga, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA Architecture using multiplexers that incorporate a logic ga will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1645149