Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-06-14
2005-06-14
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C712S032000
Reexamination Certificate
active
06907560
ABSTRACT:
An apparatus suitable for generating a signal for transmission over a link between two ICs is provided. The apparatus receives an input signal comprising payload data to be transmitted and processes the payload data in the input signal to derive forward error correction data. An output signal is generated, the output signal comprising the payload data received in the input signal and the generated forward error correction data. The output signal is released for transmission over the link between two ICs. The link between two ICs may include for example a backplane or a link between two ICs on a same circuit pack. The use of forward error correction data in a signal carried over a conducting medium suitable for carrying electrical signals is also provided.
REFERENCES:
patent: 4413340 (1983-11-01), Odaka et al.
patent: 5040179 (1991-08-01), Chen
patent: 5517637 (1996-05-01), Bruce et al.
patent: 5872799 (1999-02-01), Lee et al.
patent: 5928376 (1999-07-01), Dettmar et al.
patent: 6061825 (2000-05-01), Wolf
patent: 6657967 (2003-12-01), Fujisawa et al.
patent: 0 675 620 (1995-10-01), None
patent: 0 974 902 (2000-01-01), None
patent: 0 989 681 (2000-03-01), None
patent: 1 032 150 (2000-08-01), None
patent: WO 99/17198 (1999-04-01), None
Notification Concerning Informal Communications with the Applicant PCT/CA02/00454 and copy of PCT written opinion dated Jul. 29, 2003.
International Preliminary Examination Report, PCT/CA02/00454, Jan. 23, 2004.
Anonymous: “Agere Systems Introduces Industry's First Single-Chip, True Protocol-Independant Data Transport Device Offering Error Correction for OC-192 Optical Networks” Internet Article, On Line, Mar. 19, 2001, XP002230982 URL://http: www.agere.com
ews/press2001/031901b.html, Feb. 12, 2003.
Anonymous: “TFEC0410G 2.5/10 Gbits/s Optical Networking Interface with Strong/Weak FEC and Digital Wrapper” Internet Article, on Line, Mar. 2001 URL:http://www.agere.com/long_haul_backbone/docs/OT01232.pdf, Feb. 12, 2003.
European Search Report PCT/CA02/00454; Apr. 2, 2002.
Borden Ladner Gervais LLP
Britt Cynthia
De'cady Albert
Measures Jeffrey M.
Nortel Networks Limited
LandOfFree
Forward error correction (FEC) on a link between ICs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forward error correction (FEC) on a link between ICs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forward error correction (FEC) on a link between ICs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518438