Forming electronic structures having dual dielectric...

Details Forming electronic structures having dual dielectric... Forming electronic structures having dual dielectric...

2006-08-08

2006-08-08

Pham, Thanhha (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S304000

Reexamination Certificate

active

07087948

ABSTRACT:
A structure including a first device and a second device, wherein the second device has a dielectric thickness greater than the dielectric thickness of the first device, and the method of so forming the structure.

REFERENCES:
patent: 4327476 (1982-05-01), Iwai et al.
patent: 4641279 (1987-02-01), Kimura et al.
patent: 4651306 (1987-03-01), Yanagisawa
patent: 4912535 (1990-03-01), Okumura
patent: 4931849 (1990-06-01), Tajima
patent: 5461248 (1995-10-01), Jun
patent: 5776817 (1998-07-01), Liang
patent: 6020609 (2000-02-01), Wu
patent: 63-199456 (1988-08-01), None
patent: 1-119057 (1989-05-01), None
patent: 6-5809 (1994-01-01), None
Extending Trench DRAM Technology to 0.15μm Groundrule and Beyond, Rupp et.al., IEDM 99, pp. 33-36.
A Fully Planarized 0.25μm CMOS Technology for 256Mbit DRAM and Beyond, Bronner et al., 1995 Symposium on VLSI Technology Digest of Technical Ppaers, pp. 15-16.
A 0.6μm2256Mb Trench DRAM Cell With Self-Aligned BurlEd STrap (BEST), Nesbit et al., IEDM 93, pp. 627-630.

Affiliated with

Also associated with

Rating

Forming electronic structures having dual dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Forming electronic structures having dual dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming electronic structures having dual dielectric... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702644