Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-09-19
1999-12-14
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438639, 438945, 438950, H01L 214763
Patent
active
060017341
ABSTRACT:
A formation method of a contact/through hole is provided, which is able to form a contact or through hole without raising such problems related to a resist mask. After forming a dielectric layer on a semiconductor substructure having a lower electrical conductor, a metal layer is formed on the dielectric layer. A patterned resist film is formed on the metal layer. Then, the metal layer is selectively etched using a patterned resist film as a mask to transfer the pattern of the resist film to the metal layer, forming a hole pattern to penetrate the metal layer. The patterned resist film is removed from the etched metal layer. The dielectric layer is selectively etched using the etched metal layer as a mask to thereby transfer the hole pattern of the metal layer to the dielectric layer. Thus, a contact/through hole is formed to penetrate the dielectric layer and to extend to the lower electrical conductor. The metal layer serves as a mask having a sufficient etch selectivity for the dielectric layer during the etching step. The metal layer is subject to negligible thickness reduction with respect to its initial thickness due to an etching action.
REFERENCES:
patent: 4390394 (1983-06-01), Mathuni et al.
patent: 4977105 (1990-12-01), Okamoto et al.
patent: 5034347 (1991-07-01), Kakihana
patent: 5091339 (1992-02-01), Carey
patent: 5262352 (1993-11-01), Woo et al.
patent: 5330934 (1994-07-01), Shibata et al.
patent: 5382544 (1995-11-01), Matsumoto et al.
patent: 5444021 (1995-08-01), Chung et al.
patent: 5466637 (1995-11-01), Kim
patent: 5468342 (1995-11-01), Nulty et al.
patent: 5529956 (1996-06-01), Morishita
patent: 5565372 (1996-10-01), Kim
patent: 5641695 (1997-06-01), Moore et al.
patent: 5658830 (1997-08-01), Jeng
patent: 5686354 (1997-11-01), Avanzino et al.
patent: 5741741 (1998-04-01), Tseng
patent: 5795823 (1998-08-01), Avanzino et al.
patent: 5846873 (1998-12-01), Violette et al.
patent: 5861344 (1999-01-01), Roberts et al.
patent: 5874359 (1999-02-01), Liaw et al.
H. Shibata et al., "A Novel Zero-Overlap/Enclosure Metal Interconnection Technology For High Density Logic VLSI'S" VMIC Conference, Jun. 12-13, 1990, pp. 15-21.
Gurley Lynne A.
NEC Corporation
Niebling John F.
LandOfFree
Formation method of contact/ through hole does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formation method of contact/ through hole, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation method of contact/ through hole will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-863047